JPS6356567B2 - - Google Patents
Info
- Publication number
- JPS6356567B2 JPS6356567B2 JP53143491A JP14349178A JPS6356567B2 JP S6356567 B2 JPS6356567 B2 JP S6356567B2 JP 53143491 A JP53143491 A JP 53143491A JP 14349178 A JP14349178 A JP 14349178A JP S6356567 B2 JPS6356567 B2 JP S6356567B2
- Authority
- JP
- Japan
- Prior art keywords
- control
- register
- switch
- instruction
- bit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
- G06F9/3889—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled by multiple instructions, e.g. MIMD, decoupled access or execute
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/22—Microcontrol or microprogram arrangements
- G06F9/26—Address formation of the next micro-instruction ; Microprogram storage or retrieval arrangements
- G06F9/262—Arrangements for next microinstruction selection
- G06F9/268—Microinstruction selection not based on processing results, e.g. interrupt, patch, first cycle store, diagnostic programs
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Executing Machine-Instructions (AREA)
- Advance Control (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US05/853,946 US4179736A (en) | 1977-11-22 | 1977-11-22 | Microprogrammed computer control unit capable of efficiently executing a large repertoire of instructions for a high performance data processing unit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS54109344A JPS54109344A (en) | 1979-08-27 |
| JPS6356567B2 true JPS6356567B2 (enExample) | 1988-11-08 |
Family
ID=25317308
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP14349178A Granted JPS54109344A (en) | 1977-11-22 | 1978-11-22 | Multiple instruction executable microprogrammable computer controller for high performance information processor |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US4179736A (enExample) |
| JP (1) | JPS54109344A (enExample) |
| AU (1) | AU516643B2 (enExample) |
| CA (1) | CA1122716A (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2006268919A (ja) * | 2005-03-22 | 2006-10-05 | Matsushita Electric Ind Co Ltd | メモリの組み込み自己テスト回路および自己テスト方法 |
Families Citing this family (24)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6028015B2 (ja) * | 1980-08-28 | 1985-07-02 | 日本電気株式会社 | 情報処理装置 |
| US4493023A (en) * | 1981-05-22 | 1985-01-08 | Data General Corporation | Digital data processing system having unique addressing means and means for identifying and accessing operands |
| JPS58203554A (ja) * | 1982-05-21 | 1983-11-28 | Toshiba Corp | 演算処理装置 |
| US4498136A (en) * | 1982-12-15 | 1985-02-05 | Ibm Corporation | Interrupt processor |
| US4598365A (en) * | 1983-04-01 | 1986-07-01 | Honeywell Information Systems Inc. | Pipelined decimal character execution unit |
| US4586133A (en) * | 1983-04-05 | 1986-04-29 | Burroughs Corporation | Multilevel controller for a cache memory interface in a multiprocessing system |
| JPS6015771A (ja) * | 1983-07-08 | 1985-01-26 | Hitachi Ltd | ベクトルプロセッサ |
| US4685058A (en) * | 1983-08-29 | 1987-08-04 | Amdahl Corporation | Two-stage pipelined execution unit and control stores |
| AU3359584A (en) * | 1983-09-29 | 1985-04-04 | Tandem Computers Inc. | Multi level pipeline control store for cpu microsequencing |
| US4812970A (en) * | 1983-11-10 | 1989-03-14 | Fujitsu Limited | Microprogram control system |
| EP0159699A3 (en) * | 1984-04-23 | 1988-09-28 | Nec Corporation | A data processor executing microprograms according to a plurality of system architectures |
| JP2539357B2 (ja) * | 1985-03-15 | 1996-10-02 | 株式会社日立製作所 | デ−タ処理装置 |
| JPS6282402A (ja) * | 1985-10-07 | 1987-04-15 | Toshiba Corp | シ−ケンス制御装置 |
| US5349672A (en) * | 1986-03-17 | 1994-09-20 | Hitachi, Ltd. | Data processor having logical address memories and purge capabilities |
| US4926323A (en) * | 1988-03-03 | 1990-05-15 | Advanced Micro Devices, Inc. | Streamlined instruction processor |
| US5333287A (en) * | 1988-12-21 | 1994-07-26 | International Business Machines Corporation | System for executing microinstruction routines by using hardware to calculate initialization parameters required therefore based upon processor status and control parameters |
| JPH02183830A (ja) * | 1988-12-21 | 1990-07-18 | Internatl Business Mach Corp <Ibm> | マイクロプログラム変換機構を有するコンピュータ |
| US5150468A (en) * | 1989-06-30 | 1992-09-22 | Bull Hn Information Systems Inc. | State controlled instruction logic management apparatus included in a pipelined processing unit |
| US5150470A (en) * | 1989-12-20 | 1992-09-22 | International Business Machines Corporation | Data processing system with instruction queue having tags indicating outstanding data status |
| CA2060555A1 (en) * | 1991-04-24 | 1992-10-25 | Robert J. Bullions, Iii | System and method for draining an instruction pipeline |
| US5644761A (en) * | 1992-06-05 | 1997-07-01 | Bull Hn Information Systems Inc. | Basic operations synchronization and local mode controller in a VLSI central processor |
| US5740358A (en) | 1992-06-25 | 1998-04-14 | Cirrus Logic, Inc. | Defect management and split field processing in disk storage systems |
| US7934421B2 (en) * | 2008-08-05 | 2011-05-03 | Link Engineering Company | Biaxial wheel test assembly |
| US10901738B2 (en) * | 2017-11-14 | 2021-01-26 | International Business Machines Corporation | Bulk store and load operations of configuration state registers |
Family Cites Families (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3404378A (en) * | 1965-10-29 | 1968-10-01 | Automatic Telephone & Elect | Computers |
| US3646522A (en) * | 1969-08-15 | 1972-02-29 | Interdata Inc | General purpose optimized microprogrammed miniprocessor |
| US3634883A (en) * | 1969-11-12 | 1972-01-11 | Honeywell Inc | Microinstruction address modification and branch system |
| US3631405A (en) * | 1969-11-12 | 1971-12-28 | Honeywell Inc | Sharing of microprograms between processors |
| IT951233B (it) * | 1972-04-07 | 1973-06-30 | Honeywell Inf Systems | Sistema di comando di un calcola tore mediante microprogrammazione ed estensione dinamica delle fun zioni di controllo ottenuta da reti logiche |
| US3766532A (en) * | 1972-04-28 | 1973-10-16 | Nanodata Corp | Data processing system having two levels of program control |
| US3839705A (en) * | 1972-12-14 | 1974-10-01 | Gen Electric | Data processor including microprogram control means |
| US4042972A (en) * | 1974-09-25 | 1977-08-16 | Data General Corporation | Microprogram data processing technique and apparatus |
| JPS5140046A (en) * | 1974-10-02 | 1976-04-03 | Hitachi Ltd | Denshikeisankino seigyohoshiki |
| US4001788A (en) * | 1975-03-26 | 1977-01-04 | Honeywell Information Systems, Inc. | Pathfinder microprogram control system |
| JPS5230351A (en) * | 1975-09-04 | 1977-03-08 | Nippon Telegr & Teleph Corp <Ntt> | Data processing unit |
| JPS5283042A (en) * | 1975-12-29 | 1977-07-11 | Fujitsu Ltd | Instruction control system of information process device |
-
1977
- 1977-11-22 US US05/853,946 patent/US4179736A/en not_active Expired - Lifetime
-
1978
- 1978-11-07 CA CA315,951A patent/CA1122716A/en not_active Expired
- 1978-11-08 AU AU41427/78A patent/AU516643B2/en not_active Expired
- 1978-11-22 JP JP14349178A patent/JPS54109344A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2006268919A (ja) * | 2005-03-22 | 2006-10-05 | Matsushita Electric Ind Co Ltd | メモリの組み込み自己テスト回路および自己テスト方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| US4179736A (en) | 1979-12-18 |
| JPS54109344A (en) | 1979-08-27 |
| AU4142778A (en) | 1979-05-31 |
| AU516643B2 (en) | 1981-06-11 |
| CA1122716A (en) | 1982-04-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6356567B2 (enExample) | ||
| JPS6321216B2 (enExample) | ||
| US4156906A (en) | Buffer store including control apparatus which facilitates the concurrent processing of a plurality of commands | |
| US4161026A (en) | Hardware controlled transfers to microprogram control apparatus and return via microinstruction restart codes | |
| US4371927A (en) | Data processing system programmable pre-read capability | |
| US4395758A (en) | Accelerator processor for a data processing system | |
| US3631405A (en) | Sharing of microprograms between processors | |
| US5291586A (en) | Hardware implementation of complex data transfer instructions | |
| CA1313269C (en) | Method and apparatus for predicting valid performance of virtual-address to physical-address translations | |
| CA1091357A (en) | Console and data processing system | |
| JPH026090B2 (enExample) | ||
| JPS6410859B2 (enExample) | ||
| JPS6226051B2 (enExample) | ||
| JPS6236267B2 (enExample) | ||
| JPH02232753A (ja) | デジタルコンピュータシステムにおける仮想メモリーアドレスから物理的メモリーアドレスへの変換を制御する方法とその装置 | |
| US5226170A (en) | Interface between processor and special instruction processor in digital data processing system | |
| US5119484A (en) | Selections between alternate control word and current instruction generated control word for alu in respond to alu output and current instruction | |
| US4156278A (en) | Multiple control store microprogrammable control unit including multiple function register control field | |
| JPS58161042A (ja) | デ−タ処理システム | |
| US5333287A (en) | System for executing microinstruction routines by using hardware to calculate initialization parameters required therefore based upon processor status and control parameters | |
| US4309753A (en) | Apparatus and method for next address generation in a data processing system | |
| US4224668A (en) | Control store address generation logic for a data processing system | |
| JPH027097B2 (enExample) | ||
| JP2638581B2 (ja) | 命令及びオペランドをプロセッサに提供する取り出し機構 | |
| JP2680828B2 (ja) | ディジタル装置 |