JPS6353151U - - Google Patents
Info
- Publication number
- JPS6353151U JPS6353151U JP14350686U JP14350686U JPS6353151U JP S6353151 U JPS6353151 U JP S6353151U JP 14350686 U JP14350686 U JP 14350686U JP 14350686 U JP14350686 U JP 14350686U JP S6353151 U JPS6353151 U JP S6353151U
- Authority
- JP
- Japan
- Prior art keywords
- data
- control signal
- block
- ready
- transfer system
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 3
Description
第１図はこの考案に係るデータ転送システムの
一実施例を示すブロツク回路図、第２図は同実施
例の動作サイクルを説明するための図、第３図は
従来のコンピユータシステムのデータ転送手段を
説明するためのブロツク回路図、第４図は従来シ
ステムの動作サイクルを説明するための図である
。
１…ＣＰＵ、２…ＲＡＭ、３，４…アドレスデ
コーダ、５…ラツチ、６…外部インターフエース
、７…データバス、８…アドレスバス、９…ＮＡ
ＮＤゲート、９′…インバータ、１０，１１…Ｎ
ＯＲゲート。
Fig. 1 is a block circuit diagram showing an embodiment of the data transfer system according to this invention, Fig. 2 is a diagram for explaining the operation cycle of the same embodiment, and Fig. 3 is a data transfer means of a conventional computer system. FIG. 4 is a block circuit diagram for explaining the operation cycle of the conventional system. 1...CPU, 2...RAM, 3, 4...Address decoder, 5...Latch, 6...External interface, 7...Data bus, 8...Address bus, 9...NA
ND gate, 9'...inverter, 10, 11...N
OR gate.
Claims (1)
出可能状態にする制御信号とデータを受信するブ
ロツクを受信可能状態にする制御信号を同時に発
生する回路を具備し、前記ブロツク間のデータ転
送をひとつの命令単位で行うデータ転送システム
。 It is equipped with a circuit that simultaneously generates a control signal that makes a block that sends computer data ready for sending, and a control signal that makes a block that receives data ready for receiving data, and transfers data between the blocks in one command unit. data transfer system.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14350686U JPS6353151U (en) | 1986-09-19 | 1986-09-19 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14350686U JPS6353151U (en) | 1986-09-19 | 1986-09-19 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6353151U true JPS6353151U (en) | 1988-04-09 |
Family
ID=31053254
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP14350686U Pending JPS6353151U (en) | 1986-09-19 | 1986-09-19 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6353151U (en) |
-
1986
- 1986-09-19 JP JP14350686U patent/JPS6353151U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6353151U (en) | ||
| JPS6339754U (en) | ||
| JPS63159440U (en) | ||
| JPS5897605U (en) | Controller for batch processing using multiprocessor | |
| JPS6130148U (en) | Multiprocessor with shared memory | |
| JPS61103750U (en) | ||
| JPH039004U (en) | ||
| JPH0466625U (en) | ||
| JPS6353155U (en) | ||
| JPS63179548U (en) | ||
| JPS6214541U (en) | ||
| JPS6368054U (en) | ||
| JPS6439540U (en) | ||
| JPS59147236U (en) | Interface control device | |
| JPS58113139U (en) | Key switch response circuit | |
| JPS60116757U (en) | Telemeter device simultaneous command receiver | |
| JPS5839633U (en) | Microcomputer input/output control device | |
| JPH0486948U (en) | ||
| JPS6010308U (en) | Relay output circuit | |
| JPH02116344U (en) | ||
| JPS63135436U (en) | ||
| JPH0214148U (en) | ||
| JPH02149448U (en) | ||
| JPS6095652U (en) | microcomputer device | |
| JPH0172646U (en) |