JPS6351300B2 - - Google Patents

Info

Publication number
JPS6351300B2
JPS6351300B2 JP58237575A JP23757583A JPS6351300B2 JP S6351300 B2 JPS6351300 B2 JP S6351300B2 JP 58237575 A JP58237575 A JP 58237575A JP 23757583 A JP23757583 A JP 23757583A JP S6351300 B2 JPS6351300 B2 JP S6351300B2
Authority
JP
Japan
Prior art keywords
power supply
ram
switch
electronic circuit
terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58237575A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60128549A (ja
Inventor
Tooru Machida
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Instruments Inc
Original Assignee
Seiko Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Instruments Inc filed Critical Seiko Instruments Inc
Priority to JP58237575A priority Critical patent/JPS60128549A/ja
Publication of JPS60128549A publication Critical patent/JPS60128549A/ja
Publication of JPS6351300B2 publication Critical patent/JPS6351300B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/14—Error detection or correction of the data by redundancy in operation
    • G06F11/1402—Saving, restoring, recovering or retrying
    • G06F11/1415—Saving, restoring, recovering or retrying at system level
    • G06F11/1441—Resetting or repowering

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Power Sources (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Semiconductor Memories (AREA)
  • Non-Volatile Memory (AREA)
JP58237575A 1983-12-16 1983-12-16 バックアップ電源用コンデンサ付不揮発性ｒａｍ Granted JPS60128549A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58237575A JPS60128549A (ja) 1983-12-16 1983-12-16 バックアップ電源用コンデンサ付不揮発性ｒａｍ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58237575A JPS60128549A (ja) 1983-12-16 1983-12-16 バックアップ電源用コンデンサ付不揮発性ｒａｍ

Publications (2)

Publication Number Publication Date
JPS60128549A JPS60128549A (ja) 1985-07-09
JPS6351300B2 true JPS6351300B2 (enExample) 1988-10-13

Family

ID=17017344

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58237575A Granted JPS60128549A (ja) 1983-12-16 1983-12-16 バックアップ電源用コンデンサ付不揮発性ｒａｍ

Country Status (1)

Country Link
JP (1) JPS60128549A (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6380649U (enExample) * 1986-11-13 1988-05-27
JPH07177776A (ja) * 1994-07-25 1995-07-14 Matsushita Electric Ind Co Ltd モータ制御装置のパラメータ設定器

Also Published As

Publication number Publication date
JPS60128549A (ja) 1985-07-09

Similar Documents

Publication Publication Date Title
US6549474B2 (en) Method and circuit for regulating the output voltage from a charge pump circuit, and memory device using same
US6255896B1 (en) Method and apparatus for rapid initialization of charge pump circuits
JP2547544B2 (ja) 半導体電力回路
JPH0715797B2 (ja) 不揮発性ｒａｍメモリを備えたマイクロコンピユ−タ
JPH02270191A (ja) 双安定回路とメモリ・セル
JPS5845697A (ja) 不揮発性メモリ
US6690610B2 (en) Enhanced fuse configurations for low-voltage flash memories
US4090259A (en) Means for controlling the gate potential of MNOS transistors in a memory
EP0419902B1 (en) Rush current prevention circuit
US5204558A (en) Output buffer circuit and method of operation thereof with reduced power consumption
US6356488B1 (en) Bias level generating circuit in a flash memory device
JPS6351300B2 (enExample)
US5881000A (en) Semiconductor memory device having booster supplying step-up voltage exclusively to output circuit for burst
JPS59231794A (ja) デジタルｍｏｓ半導体集積回路
US6631467B1 (en) Microcomputer timing control circuit provided with internal reset signal generator triggered by external reset signal
US5153467A (en) Bootstrap circuit for word line driver in semiconductor memory
EP0419117B1 (en) Wafer-scale semiconductor device having fail-safe circuit
JPH0715796B2 (ja) 不揮発性ｒａｍメモリセル
EP0915476B1 (en) Method and circuit for regulating the length of an ATD pulse signal
US6429634B2 (en) Voltage boosting device, in particular for speeding power-up of multilevel nonvolatile memories
EP0345058A2 (en) Non-volatile static RAM circuit
US5638023A (en) Charge pump circuit
JPS6069895A (ja) 半導体集積回路
JPS6011396B2 (ja) 半導体記憶装置の駆動回路
KR0142965B1 (ko) 반도체 메모리장치의 파워업시 오동작 방지회로