JPS6349256B2 - - Google Patents

Info

Publication number
JPS6349256B2
JPS6349256B2 JP58113243A JP11324383A JPS6349256B2 JP S6349256 B2 JPS6349256 B2 JP S6349256B2 JP 58113243 A JP58113243 A JP 58113243A JP 11324383 A JP11324383 A JP 11324383A JP S6349256 B2 JPS6349256 B2 JP S6349256B2
Authority
JP
Japan
Prior art keywords
data
bytes
byte
read
flip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58113243A
Other languages
English (en)
Japanese (ja)
Other versions
JPS605360A (ja
Inventor
Koichi Inoe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58113243A priority Critical patent/JPS605360A/ja
Publication of JPS605360A publication Critical patent/JPS605360A/ja
Publication of JPS6349256B2 publication Critical patent/JPS6349256B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP58113243A 1983-06-23 1983-06-23 バツフア記憶装置アクセス方式 Granted JPS605360A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58113243A JPS605360A (ja) 1983-06-23 1983-06-23 バツフア記憶装置アクセス方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58113243A JPS605360A (ja) 1983-06-23 1983-06-23 バツフア記憶装置アクセス方式

Publications (2)

Publication Number Publication Date
JPS605360A JPS605360A (ja) 1985-01-11
JPS6349256B2 true JPS6349256B2 (enrdf_load_stackoverflow) 1988-10-04

Family

ID=14607192

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58113243A Granted JPS605360A (ja) 1983-06-23 1983-06-23 バツフア記憶装置アクセス方式

Country Status (1)

Country Link
JP (1) JPS605360A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS605360A (ja) 1985-01-11

Similar Documents

Publication Publication Date Title
EP0464615B1 (en) Microcomputer equipped with DMA controller
JPH10134008A (ja) 半導体装置およびコンピュータシステム
JPH0670773B2 (ja) 先行制御方式
US4385365A (en) Data shunting and recovering device
KR970003321B1 (ko) 코프로세서 지정 시스템
US5701501A (en) Apparatus and method for executing an atomic instruction
US6157971A (en) Source-destination re-timed cooperative communication bus
US6738837B1 (en) Digital system with split transaction memory access
JPH01120660A (ja) マイクロコンピュータ装置
JPS58182758A (ja) 演算制御装置
EP0385136B1 (en) Microprocessor cooperating with a coprocessor
US5623685A (en) Vector register validity indication to handle out-of-order element arrival for a vector computer with variable memory latency
US6938118B1 (en) Controlling access to a primary memory
JPS6349256B2 (enrdf_load_stackoverflow)
JP2643931B2 (ja) 情報処理装置
JPH0351012B2 (enrdf_load_stackoverflow)
EP0177712A2 (en) Masked data fetch and modifying device
JPS59189435A (ja) デ−タ転送制御装置
JP2883488B2 (ja) 命令処理装置
JPS6229813B2 (enrdf_load_stackoverflow)
JPH0425581B2 (enrdf_load_stackoverflow)
JPH0285951A (ja) 入出力バス・サイクル制御方式
JPS6174045A (ja) マルチプロセツサシステムにおけるチヤネル制御方式
JPS60159958A (ja) デ−タ転送制御回路
JPS60176144A (ja) レジスタフアイル装置