JPS6347271B2 - - Google Patents

Info

Publication number
JPS6347271B2
JPS6347271B2 JP4326182A JP4326182A JPS6347271B2 JP S6347271 B2 JPS6347271 B2 JP S6347271B2 JP 4326182 A JP4326182 A JP 4326182A JP 4326182 A JP4326182 A JP 4326182A JP S6347271 B2 JPS6347271 B2 JP S6347271B2
Authority
JP
Japan
Prior art keywords
substrate
cap
external lead
integrated circuit
hybrid integrated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP4326182A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58159362A (ja
Inventor
Yoshio Miura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sanyo Electric Co Ltd
Original Assignee
Sanyo Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanyo Electric Co Ltd filed Critical Sanyo Electric Co Ltd
Priority to JP4326182A priority Critical patent/JPS58159362A/ja
Publication of JPS58159362A publication Critical patent/JPS58159362A/ja
Publication of JPS6347271B2 publication Critical patent/JPS6347271B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/12Mountings, e.g. non-detachable insulating substrates
    • H01L23/13Mountings, e.g. non-detachable insulating substrates characterised by the shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19105Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0284Details of three-dimensional rigid printed circuit boards
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/03Use of materials for the substrate
    • H05K1/0393Flexible materials
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/189Printed circuits structurally associated with non-printed electric components characterised by the use of a flexible or folded printed circuit
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3405Edge mounted components, e.g. terminals

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Lead Frames For Integrated Circuits (AREA)
JP4326182A 1982-03-17 1982-03-17 多層混成集積回路装置 Granted JPS58159362A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4326182A JPS58159362A (ja) 1982-03-17 1982-03-17 多層混成集積回路装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4326182A JPS58159362A (ja) 1982-03-17 1982-03-17 多層混成集積回路装置

Publications (2)

Publication Number Publication Date
JPS58159362A JPS58159362A (ja) 1983-09-21
JPS6347271B2 true JPS6347271B2 (US07709020-20100504-C00041.png) 1988-09-21

Family

ID=12658903

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4326182A Granted JPS58159362A (ja) 1982-03-17 1982-03-17 多層混成集積回路装置

Country Status (1)

Country Link
JP (1) JPS58159362A (US07709020-20100504-C00041.png)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4891827B2 (ja) * 2007-03-30 2012-03-07 株式会社アルファ ハンドル装置

Also Published As

Publication number Publication date
JPS58159362A (ja) 1983-09-21

Similar Documents

Publication Publication Date Title
JPH05129473A (ja) 樹脂封止表面実装型半導体装置
CN104051408A (zh) 模块及其制造方法
JP4159348B2 (ja) 回路装置の製造方法
JP3660663B2 (ja) チップパッケージの製造方法
JPS6227544B2 (US07709020-20100504-C00041.png)
JPS6250063B2 (US07709020-20100504-C00041.png)
JPS6347271B2 (US07709020-20100504-C00041.png)
JP2715810B2 (ja) フィルムキャリア半導体装置とその製造方法
JPS6318335B2 (US07709020-20100504-C00041.png)
JP3878842B2 (ja) 多数個取り配線基板
JPH0458189B2 (US07709020-20100504-C00041.png)
JPH0442937Y2 (US07709020-20100504-C00041.png)
JPS58131656U (ja) Icカ−ド用電極回路基板
JPH02153557A (ja) 樹脂封止型半導体装置
JP2600898B2 (ja) 薄型パッケージ装置
JPH0519974Y2 (US07709020-20100504-C00041.png)
JPH0119395Y2 (US07709020-20100504-C00041.png)
JPH0451488Y2 (US07709020-20100504-C00041.png)
JP2743524B2 (ja) 混成集積回路装置
JPS5831420Y2 (ja) 半導体装置
JPH0878473A (ja) 半導体装置
JP2002190552A (ja) 半導体装置の製造方法
JPS6153854B2 (US07709020-20100504-C00041.png)
JPH11251102A (ja) 抵抗素子およびその製造方法
JPH10150141A (ja) 半導体装置及びこの半導体装置の実装方法