JPS6346871B2 - - Google Patents
Info
- Publication number
- JPS6346871B2 JPS6346871B2 JP56132067A JP13206781A JPS6346871B2 JP S6346871 B2 JPS6346871 B2 JP S6346871B2 JP 56132067 A JP56132067 A JP 56132067A JP 13206781 A JP13206781 A JP 13206781A JP S6346871 B2 JPS6346871 B2 JP S6346871B2
- Authority
- JP
- Japan
- Prior art keywords
- loop
- circuit
- program
- decoder
- calculation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
- G06F9/322—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address
- G06F9/325—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address for loops, e.g. loop detection or loop counter
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Complex Calculations (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56132067A JPS5833752A (ja) | 1981-08-25 | 1981-08-25 | デイジタル信号処理装置におけるル−プ演算制御方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56132067A JPS5833752A (ja) | 1981-08-25 | 1981-08-25 | デイジタル信号処理装置におけるル−プ演算制御方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5833752A JPS5833752A (ja) | 1983-02-28 |
| JPS6346871B2 true JPS6346871B2 (enExample) | 1988-09-19 |
Family
ID=15072734
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56132067A Granted JPS5833752A (ja) | 1981-08-25 | 1981-08-25 | デイジタル信号処理装置におけるル−プ演算制御方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5833752A (enExample) |
-
1981
- 1981-08-25 JP JP56132067A patent/JPS5833752A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5833752A (ja) | 1983-02-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR960035262A (ko) | 데이터 처리 시스템에서 인터럽트 대기의 선택적인 제어를 위한 방법과 장치 | |
| JPS645330B2 (enExample) | ||
| EP0270081A2 (en) | Microprogram controller receiving interrupt request during instruction execution | |
| JPS6346871B2 (enExample) | ||
| JPS6226486B2 (enExample) | ||
| US5243705A (en) | System for rapid return of exceptional processing during sequence operation instruction execution | |
| JP3871461B2 (ja) | シーケンス制御用マイクロコントローラ | |
| JPH0218729B2 (enExample) | ||
| JP2585708B2 (ja) | プログラマブルコントローラ | |
| JPS60241104A (ja) | デイジタル制御装置の演算方法 | |
| JP3393475B2 (ja) | プログラマブル・コントローラ | |
| JPH0731528B2 (ja) | プログラマブル・コントロ−ラ | |
| JP2541940B2 (ja) | マイクロプログラム制御装置 | |
| JPH087613B2 (ja) | 数値制御装置 | |
| JP2637070B2 (ja) | マイクロ命令先頭アドレス生成方式 | |
| JPS5829051A (ja) | 演算処理装置 | |
| JPS6341092B2 (enExample) | ||
| JPS6338732B2 (enExample) | ||
| JPS595931B2 (ja) | 演算処理システムのアドレス停止方式 | |
| JP2737524B2 (ja) | トレース回路 | |
| WO1990013071A1 (fr) | Unite de commande programmable | |
| JPS6161411B2 (enExample) | ||
| JPH0462093B2 (enExample) | ||
| JPS616704A (ja) | プログラマブル・コントロ−ラ | |
| JPS62212755A (ja) | チヤネル制御装置 |