JPS6344215A - クロック信号発生装置 - Google Patents
クロック信号発生装置Info
- Publication number
- JPS6344215A JPS6344215A JP61187403A JP18740386A JPS6344215A JP S6344215 A JPS6344215 A JP S6344215A JP 61187403 A JP61187403 A JP 61187403A JP 18740386 A JP18740386 A JP 18740386A JP S6344215 A JPS6344215 A JP S6344215A
- Authority
- JP
- Japan
- Prior art keywords
- clock signal
- read
- signal
- circuit
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Manipulation Of Pulses (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61187403A JPS6344215A (ja) | 1986-08-08 | 1986-08-08 | クロック信号発生装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61187403A JPS6344215A (ja) | 1986-08-08 | 1986-08-08 | クロック信号発生装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6344215A true JPS6344215A (ja) | 1988-02-25 |
| JPH0445852B2 JPH0445852B2 (enExample) | 1992-07-28 |
Family
ID=16205418
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP61187403A Granted JPS6344215A (ja) | 1986-08-08 | 1986-08-08 | クロック信号発生装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6344215A (enExample) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63276915A (ja) * | 1987-02-06 | 1988-11-15 | Nec Corp | タイミング信号発生回路 |
| US6934674B1 (en) | 1999-09-24 | 2005-08-23 | Mentor Graphics Corporation | Clock generation and distribution in an emulation system |
-
1986
- 1986-08-08 JP JP61187403A patent/JPS6344215A/ja active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63276915A (ja) * | 1987-02-06 | 1988-11-15 | Nec Corp | タイミング信号発生回路 |
| US6934674B1 (en) | 1999-09-24 | 2005-08-23 | Mentor Graphics Corporation | Clock generation and distribution in an emulation system |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0445852B2 (enExample) | 1992-07-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5361290A (en) | Clock generating circuit for use in single chip microcomputer | |
| CA1331789C (en) | Dynamic feedback arrangement scrambling technique keystream generator | |
| US4204199A (en) | Method and means for encoding and decoding digital data | |
| KR930000965B1 (ko) | 프로그래머블 구형파 발생기 | |
| EP0276794A2 (en) | Data input circuit having latch circuit | |
| JPS6344215A (ja) | クロック信号発生装置 | |
| US5793234A (en) | Pulse width modulation circuit | |
| EP0297581A3 (en) | Pseudo-noise sequence generator | |
| JPS59116829A (ja) | マイクロコンピユ−タ | |
| JPS585540B2 (ja) | タジユウカカイロ | |
| JPS63240210A (ja) | クロツク信号発生装置 | |
| JP3003328B2 (ja) | クロック信号回路 | |
| JP2576657B2 (ja) | タイミング信号発生器 | |
| JPH0534409A (ja) | テストモード制御信号生成回路 | |
| JP2924030B2 (ja) | クロック信号選択回路 | |
| JP2534487B2 (ja) | パルス発生回路 | |
| SU877514A1 (ru) | Устройство дл ввода информации | |
| JP2811671B2 (ja) | 同期信号検出装置 | |
| SU864279A1 (ru) | Устройство дл сравнени чисел | |
| JPH02280263A (ja) | マイクロプロセッサ | |
| JPS62225042A (ja) | ビツト同期回路 | |
| KR890003402Y1 (ko) | 문자별 더블폭 표시회로 | |
| SU1095397A1 (ru) | Преобразователь двоичного сигнала в балансный п тиуровневый сигнал | |
| SU881747A1 (ru) | Микропрограммное устройство управлени | |
| JPS63276915A (ja) | タイミング信号発生回路 |