JPS6342303B2 - - Google Patents

Info

Publication number
JPS6342303B2
JPS6342303B2 JP55046671A JP4667180A JPS6342303B2 JP S6342303 B2 JPS6342303 B2 JP S6342303B2 JP 55046671 A JP55046671 A JP 55046671A JP 4667180 A JP4667180 A JP 4667180A JP S6342303 B2 JPS6342303 B2 JP S6342303B2
Authority
JP
Japan
Prior art keywords
data
memory
bus
circuit
main memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55046671A
Other languages
English (en)
Japanese (ja)
Other versions
JPS56143071A (en
Inventor
Kenji Oomori
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP4667180A priority Critical patent/JPS56143071A/ja
Publication of JPS56143071A publication Critical patent/JPS56143071A/ja
Publication of JPS6342303B2 publication Critical patent/JPS6342303B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
JP4667180A 1980-04-09 1980-04-09 Bus coupling system Granted JPS56143071A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4667180A JPS56143071A (en) 1980-04-09 1980-04-09 Bus coupling system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4667180A JPS56143071A (en) 1980-04-09 1980-04-09 Bus coupling system

Publications (2)

Publication Number Publication Date
JPS56143071A JPS56143071A (en) 1981-11-07
JPS6342303B2 true JPS6342303B2 (enrdf_load_stackoverflow) 1988-08-23

Family

ID=12753816

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4667180A Granted JPS56143071A (en) 1980-04-09 1980-04-09 Bus coupling system

Country Status (1)

Country Link
JP (1) JPS56143071A (enrdf_load_stackoverflow)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5173852A (en) * 1974-12-23 1976-06-26 Fujitsu Ltd Batsufua memoriojusurudeetashorishisutemu

Also Published As

Publication number Publication date
JPS56143071A (en) 1981-11-07

Similar Documents

Publication Publication Date Title
US6088770A (en) Shared memory multiprocessor performing cache coherency
EP0422656B1 (en) Information processing system
US5613071A (en) Method and apparatus for providing remote memory access in a distributed memory multiprocessor system
US4698746A (en) Multiprocessor communication method and apparatus
CA2271536C (en) Non-uniform memory access (numa) data processing system that buffers potential third node transactions to decrease communication latency
EP0301354A2 (en) Cache consistency protocol for multiprocessor system
US5029074A (en) Bus adapter unit for digital processing system
US5778437A (en) Invalidation bus optimization for multiprocessors using directory-based cache coherence protocols in which an address of a line to be modified is placed on the invalidation bus simultaneously with sending a modify request to the directory
US6026472A (en) Method and apparatus for determining memory page access information in a non-uniform memory access computer system
US6647469B1 (en) Using read current transactions for improved performance in directory-based coherent I/O systems
JPH0950400A (ja) マルチプロセッサシステム
EP0512685B1 (en) Quadrature bus protocol for carrying out transactions in a computer system
JP2000029776A (ja) メモリ要求取消し方法
JPH07152647A (ja) 共有メモリマルチプロセッサ
Leijten et al. PROPHID: a data-driven multi-processor architecture for high-performance DSP
CN117389483B (zh) 一种内存管理方法、装置、电子设备及可读存储介质
JPS6342303B2 (enrdf_load_stackoverflow)
JPS6319903B2 (enrdf_load_stackoverflow)
Lucci et al. Reflective-memory multiprocessor
JP2971119B2 (ja) 複数プロセッサシステムにおける高速データ転送方式
JPH04195576A (ja) キャッシュメモリ方式
JPH0750466B2 (ja) 並列計算機キャッシュ・メモリ制御方式
JP2885640B2 (ja) データバス転送方法
JP2824110B2 (ja) 情報システムのバス通信制御方式
JPH0522939B2 (enrdf_load_stackoverflow)