JPS6341101B2 - - Google Patents

Info

Publication number
JPS6341101B2
JPS6341101B2 JP58202049A JP20204983A JPS6341101B2 JP S6341101 B2 JPS6341101 B2 JP S6341101B2 JP 58202049 A JP58202049 A JP 58202049A JP 20204983 A JP20204983 A JP 20204983A JP S6341101 B2 JPS6341101 B2 JP S6341101B2
Authority
JP
Japan
Prior art keywords
extended
address
virtual
virtual address
processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58202049A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6095656A (ja
Inventor
Takahito Noda
Yasuo Hirota
Juji Kamisaka
Junichi Mizuno
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58202049A priority Critical patent/JPS6095656A/ja
Publication of JPS6095656A publication Critical patent/JPS6095656A/ja
Publication of JPS6341101B2 publication Critical patent/JPS6341101B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP58202049A 1983-10-28 1983-10-28 仮想空間の拡張方式 Granted JPS6095656A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58202049A JPS6095656A (ja) 1983-10-28 1983-10-28 仮想空間の拡張方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58202049A JPS6095656A (ja) 1983-10-28 1983-10-28 仮想空間の拡張方式

Publications (2)

Publication Number Publication Date
JPS6095656A JPS6095656A (ja) 1985-05-29
JPS6341101B2 true JPS6341101B2 (enrdf_load_stackoverflow) 1988-08-15

Family

ID=16451083

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58202049A Granted JPS6095656A (ja) 1983-10-28 1983-10-28 仮想空間の拡張方式

Country Status (1)

Country Link
JP (1) JPS6095656A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH075305A (ja) * 1993-04-19 1995-01-10 Keiwa Shoko Kk 光拡散シート材

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62179663U (enrdf_load_stackoverflow) * 1986-04-30 1987-11-14

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH075305A (ja) * 1993-04-19 1995-01-10 Keiwa Shoko Kk 光拡散シート材

Also Published As

Publication number Publication date
JPS6095656A (ja) 1985-05-29

Similar Documents

Publication Publication Date Title
US5230045A (en) Multiple address space system including address translator for receiving virtual addresses from bus and providing real addresses on the bus
JP2833062B2 (ja) キャッシュメモリ制御方法とこのキャッシュメモリ制御方法を用いたプロセッサおよび情報処理装置
US5123101A (en) Multiple address space mapping technique for shared memory wherein a processor operates a fault handling routine upon a translator miss
US4905141A (en) Partitioned cache memory with partition look-aside table (PLAT) for early partition assignment identification
US5586283A (en) Method and apparatus for the reduction of tablewalk latencies in a translation look aside buffer
US8799621B2 (en) Translation table control
US5956751A (en) Computer memory management system using physical segmentation space allocation
JPS6136667B2 (enrdf_load_stackoverflow)
JPS589277A (ja) デ−タ処理装置
JPH04320553A (ja) アドレス変換機構
US10073644B2 (en) Electronic apparatus including memory modules that can operate in either memory mode or storage mode
JP2000227874A (ja) コンピュ―タ・システムにおいてディレクトリ構造を含むメイン・メモリの内容にアドレスするための方法および装置
JP2930071B2 (ja) 情報処理装置およびプロセッサ
EP0284751B1 (en) Cache memory
US20060236070A1 (en) System and method for reducing the number of translation buffer invalidates an operating system needs to issue
JP2768503B2 (ja) 仮想記憶アドレス空間アクセス制御方式
US6810473B2 (en) Replacement algorithm for a replicated fully associative translation look-aside buffer
US5341485A (en) Multiple virtual address translation per computer cycle
JPH0519176B2 (enrdf_load_stackoverflow)
JPS6341101B2 (enrdf_load_stackoverflow)
AU604101B2 (en) High availability cache organization
JPS6342294B2 (enrdf_load_stackoverflow)
JPS6220583B2 (enrdf_load_stackoverflow)
JPS5821352B2 (ja) バツフア・メモリ制御方式
JPS60118952A (ja) 仮想アドレス制御方式