JPS6331816B2 - - Google Patents
Info
- Publication number
- JPS6331816B2 JPS6331816B2 JP55065386A JP6538680A JPS6331816B2 JP S6331816 B2 JPS6331816 B2 JP S6331816B2 JP 55065386 A JP55065386 A JP 55065386A JP 6538680 A JP6538680 A JP 6538680A JP S6331816 B2 JPS6331816 B2 JP S6331816B2
- Authority
- JP
- Japan
- Prior art keywords
- address
- register
- logical
- data
- bit group
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000000872 buffer Substances 0.000 claims description 26
- 238000006243 chemical reaction Methods 0.000 claims description 16
- 238000000034 method Methods 0.000 claims description 12
- 238000004364 calculation method Methods 0.000 description 6
- 238000010586 diagram Methods 0.000 description 6
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6538680A JPS56163571A (en) | 1980-05-19 | 1980-05-19 | Address converting system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6538680A JPS56163571A (en) | 1980-05-19 | 1980-05-19 | Address converting system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS56163571A JPS56163571A (en) | 1981-12-16 |
| JPS6331816B2 true JPS6331816B2 (enExample) | 1988-06-27 |
Family
ID=13285486
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP6538680A Granted JPS56163571A (en) | 1980-05-19 | 1980-05-19 | Address converting system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS56163571A (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS59132482A (ja) * | 1983-01-20 | 1984-07-30 | Nec Corp | 情報処理装置 |
-
1980
- 1980-05-19 JP JP6538680A patent/JPS56163571A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS56163571A (en) | 1981-12-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4792897A (en) | Address translation unit for translation of virtual address to real address using translation tables of multi-level hierarchical structure | |
| JPH08272692A (ja) | 仮想アドレス変換方法 | |
| JPS6331816B2 (enExample) | ||
| US4791559A (en) | High-speed instruction control for vector processors with remapping | |
| US20060112256A1 (en) | Method and apparatus for address mapping | |
| JPS601655B2 (ja) | デ−タプリフェツチ方式 | |
| JPS5858752B2 (ja) | アドレス変換装置 | |
| JPS5853075A (ja) | 高速分離バツフアを備えた情報処理装置 | |
| JPH0131218B2 (enExample) | ||
| JPS628245A (ja) | 仮想記憶方式 | |
| JPS6341102B2 (enExample) | ||
| JPS6143744B2 (enExample) | ||
| JPH11184797A (ja) | Dma制御装置及びその制御方法並びにその制御プログラムを記録した記録媒体 | |
| JPH02101552A (ja) | アドレス変換バッファ処理方式 | |
| JPS6217261B2 (enExample) | ||
| JPS5918787B2 (ja) | Tlbパ−テイシヨン方式 | |
| JPS63189955A (ja) | 仮想計算機システムにおけるデ−タ転送処理方式 | |
| JPS5919287A (ja) | メモリアクセス命令による入出力処理方式 | |
| JPH04157542A (ja) | アドレス変換装置 | |
| JPH0573424A (ja) | 高速アドレス変換方式 | |
| JPS608971A (ja) | 中央処理装置 | |
| JPH03168853A (ja) | 入出力処理装置 | |
| JPH01307850A (ja) | 記憶キー制御方式 | |
| JPS61204752A (ja) | アドレス変換方式 | |
| JPS62208147A (ja) | 拡張アドレス変換装置 |