JPS6327946U - - Google Patents
Info
- Publication number
- JPS6327946U JPS6327946U JP12014386U JP12014386U JPS6327946U JP S6327946 U JPS6327946 U JP S6327946U JP 12014386 U JP12014386 U JP 12014386U JP 12014386 U JP12014386 U JP 12014386U JP S6327946 U JPS6327946 U JP S6327946U
- Authority
- JP
- Japan
- Prior art keywords
- interrupt
- flop
- flip
- signal
- computer system
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000001514 detection method Methods 0.000 claims description 2
- 230000007257 malfunction Effects 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Debugging And Monitoring (AREA)
Description
第１図は本考案のコンピユータシステム誤動作
検出回路の一実施例の回路図、第２図は第１図の
回路の動作を説明するためのタイミング図である
。
１……ＲＳフリツプフロツプ、２……Ｄフリツ
プフロツプ、ＩＲＥＱ……割り込み要求信号、Ｉ
ＡＣＫ……割り込み応答信号、ＡＬＭ……アラー
ム信号。
FIG. 1 is a circuit diagram of an embodiment of the computer system malfunction detection circuit of the present invention, and FIG. 2 is a timing diagram for explaining the operation of the circuit of FIG. 1. 1...RS flip-flop, 2...D flip-flop, IREQ...interrupt request signal, I
ACK...Interrupt response signal, ALM...Alarm signal.
Claims (1)
において、 割り込み要求信号によつてセツトされ、割り込
み応答信号によつてリセツトされるＲＳフリツプ
フロツプと、 ＲＳフリツプフロツプのＱ出力をＤ入力、割り
込み要求信号をクロツク入力とし、割り込み要求
に対して割り込み処理がなされたか否かを示す信
号をＱ出力より出力するＤフリツプフロツプとを
有するコンピユータシステム誤動作検出回路。[Claim for Utility Model Registration] In a computer system that uses interrupts, an RS flip-flop is set by an interrupt request signal and reset by an interrupt response signal, and the Q output of the RS flip-flop is connected to the D input and the interrupt A computer system malfunction detection circuit having a D flip-flop which receives a request signal as a clock input and outputs from a Q output a signal indicating whether or not interrupt processing has been performed in response to an interrupt request.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12014386U JPS6327946U (en) | 1986-08-04 | 1986-08-04 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12014386U JPS6327946U (en) | 1986-08-04 | 1986-08-04 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6327946U true JPS6327946U (en) | 1988-02-24 |
Family
ID=31008186
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP12014386U Pending JPS6327946U (en) | 1986-08-04 | 1986-08-04 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6327946U (en) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5093358A (en) * | 1973-12-19 | 1975-07-25 |
-
1986
- 1986-08-04 JP JP12014386U patent/JPS6327946U/ja active Pending
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5093358A (en) * | 1973-12-19 | 1975-07-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6327946U (en) | ||
| JPS58108724U (en) | Digital protective relay device | |
| JPS6361043U (en) | ||
| JPS60153355U (en) | Multi-CPU system control device | |
| JPS63130839U (en) | ||
| JPS62169831U (en) | ||
| JPS6454153U (en) | ||
| JPS5866445U (en) | Alarm generation circuit | |
| JPS6392910U (en) | ||
| JPS60116549U (en) | Main/slave computer synchronization device | |
| JPS61147447U (en) | ||
| JPS61112452U (en) | ||
| JPH0232155U (en) | ||
| JPH0187455U (en) | ||
| JPS6219264U (en) | ||
| JPS5866485U (en) | Alarm generation circuit | |
| JPS6427746U (en) | ||
| JPS62195863U (en) | ||
| JPH02104402U (en) | ||
| JPS629845U (en) | ||
| JPS6384650U (en) | ||
| JPS6095649U (en) | CPU failure detection circuit | |
| JPS62187351U (en) | ||
| JPS63143949U (en) | ||
| JPS6257838U (en) |