JPS63273329A - Probe card - Google Patents

Probe card

Info

Publication number
JPS63273329A
JPS63273329A JP10867987A JP10867987A JPS63273329A JP S63273329 A JPS63273329 A JP S63273329A JP 10867987 A JP10867987 A JP 10867987A JP 10867987 A JP10867987 A JP 10867987A JP S63273329 A JPS63273329 A JP S63273329A
Authority
JP
Japan
Prior art keywords
probe
probe card
wafer
tester
connector
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP10867987A
Other languages
Japanese (ja)
Inventor
Wataru Karasawa
唐沢 渉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tokyo Electron Ltd
Original Assignee
Tokyo Electron Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Electron Ltd filed Critical Tokyo Electron Ltd
Priority to JP10867987A priority Critical patent/JPS63273329A/en
Publication of JPS63273329A publication Critical patent/JPS63273329A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To minimize the modification of the probe apparatus and to facilitate the measurement of large-sized wafers by providing connecting terminals which are vertically provided in the connecting section of a probe card. CONSTITUTION:An opening 12 is formed on an insulating substrate 11, and probe needles 13 are provided in the opening 12. From the part where the respective probe needles 13 are fixed to a connector section 14, print wirings 15 are provided respectively while they are kept to be insulated, and in the connector section 14, conductive connector terminals 16 corresponding to the respective needles 13 are provided substantially vertically of the substrate 11. And with a tester 18 connected to the electrode section of a semiconductor device on a wafer 19, a test signal is applied to the input electrode, and the signal of the output electrode is compared with the expected signal by the tester 18 to determine good or bad of the semiconductor device.

Description

【発明の詳細な説明】 〔発明の目的〕 (産業上の利用分野) この発明はプローブカードに関する。[Detailed description of the invention] [Purpose of the invention] (Industrial application field) The present invention relates to a probe card.

(従来の技術) 一般に、半導体集積回路等の電子部品には、多数の電極
が配置されており、その測定検査には。
(Prior Art) Generally, electronic components such as semiconductor integrated circuits have a large number of electrodes arranged therein, and in order to measure and inspect them.

プローブカードが利用される。このプローブカードは、
通常プローブ装置例えば半導体ウエハブローパに装着さ
れている。この装着は、第3図に示すようにプローブカ
ード■の一端に集中配列された接続端子部■をプローバ
に設置されたテスタに配線されたコネクタ■で接続保持
するものである。
A probe card is used. This probe card is
It is usually attached to a probe device, such as a semiconductor wafer probe. In this mounting, as shown in FIG. 3, the connection terminal section (2) concentratedly arranged at one end of the probe card (2) is connected and held by a connector (2) wired to a tester installed in the prober.

さらにプローブカード■でウェハ(イ)を測定検査する
には、ウェハ(イ)を載置した載置台■を上昇させプロ
ーブ針0を半導体素子の電極部に接触させることにより
、プローブカード■とテスタは配線されているため、半
導体素子とテスタを導通状態とし、この導通状態でテス
タでの測定検査を実行する。
Furthermore, in order to measure and inspect the wafer (A) with the probe card ■, raise the mounting table ■ on which the wafer (A) is placed and bring the probe needle 0 into contact with the electrode part of the semiconductor element. Since the semiconductor element and the tester are wired, the semiconductor element and the tester are brought into a conductive state, and the tester performs measurement and inspection in this conductive state.

(発明が解決しようとする問題点) 今般、半導体ウェハ製造技術の革新によりウェハサイズ
も6インチ、8インチ、10インチと大型化してきてい
る。これら大型化したウェハに対応する如くウエハプロ
ーバのウェハ載置台も大型化する必要がある。
(Problems to be Solved by the Invention) Recently, due to innovations in semiconductor wafer manufacturing technology, wafer sizes have been increasing to 6 inches, 8 inches, and 10 inches. The wafer mounting table of the wafer prober also needs to be increased in size to accommodate these larger wafers.

しかしながら、従来のウエハプローバのウェハ載置台を
大型化すると、半導体素子の測定でウェハ載置台を上昇
させる時、載置台の一部がプローバのコネクタに当接し
てしまい、プローブ針と半導体素子の電極部と接続が不
可能となってしまう。
However, when the wafer mounting table of a conventional wafer prober is made larger, when the wafer mounting table is raised to measure semiconductor devices, a part of the mounting table comes into contact with the connector of the prober, causing the probe needle and the electrode of the semiconductor device to contact each other. It becomes impossible to connect with the section.

このような問題点の解決策としては、プローブカードの
接続端子部を拡張して、プローバのコネクタをウェハ載
置台から遠ざけることが考えられ型4/6 る。しかし、このようなプローブカードの大鰺埠となる
と、すでに所有するプローブカードを利用できないため
、高価なプローブカードを新たに製造する必要があり、
なおかつプローバも大幅に改造しなければならない。こ
の発明は上記点を改善するためになされたもので、プロ
ーブ装置の改造を最少限にとどめ、なおかつ大型化した
ウェハの測定検査にも容易に対応可能とするプローブカ
ードを提供するものである。
One possible solution to this problem is to extend the connection terminal portion of the probe card and move the prober connector away from the wafer mounting table. However, when it comes to probe cards like this, you can't use the probe cards you already own, so you have to manufacture new expensive probe cards.
Furthermore, the prober must also be significantly modified. The present invention has been made in order to improve the above-mentioned problems, and provides a probe card that minimizes modification of the probe device and can easily handle measurement and inspection of larger wafers.

〔発明の構成〕[Structure of the invention]

(問題点を解決するための手段) この発明は、触針を取着した絶縁基板に設けられた印刷
配線の一端側に設けられた触針と、上記印刷配線の他端
側に設けられた測定用検査回路に接続する接続部と、こ
の接続部に立設された接続端子とを具備したことを特徴
とするプローブカードを得るものである。
(Means for Solving the Problems) This invention provides a stylus provided at one end of a printed wiring provided on an insulating substrate to which the stylus is attached, and a stylus provided at the other end of the printed wiring. The present invention provides a probe card characterized by comprising a connecting portion connected to a measuring test circuit and a connecting terminal erected on the connecting portion.

(作用効果) プローブカードの一端側に設けられた測定用検査回路に
接続する接続部に立設された接続端子を具備したことに
より、プローブカードを新たに製造することなく、プロ
ーブ装置の改造を最少限にとどめたのみで、大型化した
ウェハの811定も容易に隊行可能とする効果が得られ
る。
(Effect) By providing a connection terminal that connects to the measurement test circuit provided at one end of the probe card, it is possible to modify the probe device without manufacturing a new probe card. By keeping the number to a minimum, an effect can be obtained in which 811 large wafers can be easily platooned.

(実施例) 次に本発明プローブカードの一実施例を図面を参照して
説明する。
(Embodiment) Next, an embodiment of the probe card of the present invention will be described with reference to the drawings.

このプローブカード(10)の構成は、第1図に示すよ
うに例えば合成樹脂の絶縁性基板(11)に開口部(1
2)を形成し、この開口部(12)にプローブ針(13
)を設置する。この各プローブ針(13)の先端配列が
被測定体例えば半導体素子の電極配列模様に対応するた
めに各プローブ針(13)を開口部(12)に設置する
。この時、開口部(12)は、各プローブ針(13)の
針圧および先端のバラツキを避けるため。
The configuration of this probe card (10) is as shown in FIG.
2) and insert the probe needle (13) into this opening (12).
). Each probe needle (13) is installed in the opening (12) so that the tip arrangement of each probe needle (13) corresponds to the electrode arrangement pattern of the object to be measured, such as a semiconductor element. At this time, the opening (12) is designed to avoid variations in needle pressure and tip of each probe needle (13).

各プローブ針(13)の長さをほぼ一定にするが如く構
成するのが望ましい、さらに絶縁基板(11)の開口部
(12)の各プローブ針(13)取着部からコネクタ部
(14)までは、夫々絶縁状態でプリント配線(15)
がされている、コネクタ部(14)には、各プローブ針
(13)に対応した導電性コネクタ端子(16)が絶縁
基板(11)とほぼ垂直に立設した状態で取付けられて
いる。このコネクタ端子(16)の取付けは、例えば絶
縁基板(11)に設けられた貫通孔に各々のコネクタ端
子(16)を挿入した状態でハンダ付けを行なう。この
ように取付けられた各コネクタ端子(16)からは、夫
々のプリント配線(15)に接続された各プローブ針(
13)まで夫々絶縁状態で導通可能である。次にこのプ
ローブカード(10)を利用しての半導体素子の測定検
査について説明する。
It is desirable to configure the length of each probe needle (13) to be approximately constant, and furthermore, from the attachment part of each probe needle (13) in the opening (12) of the insulating substrate (11) to the connector part (14). Until then, each printed wiring was insulated (15)
Conductive connector terminals (16) corresponding to the respective probe needles (13) are attached to the connector portion (14), which is erected substantially perpendicularly to the insulating substrate (11). The connector terminals (16) are attached, for example, by soldering after each connector terminal (16) is inserted into a through hole provided in the insulating substrate (11). From each connector terminal (16) installed in this way, each probe needle (
13) can be electrically connected in an insulated state. Next, measurement and inspection of semiconductor elements using this probe card (10) will be explained.

この測定検査は、プローブカード(10)を第2図に示
すようにウエハプローバに装着して実行する。
This measurement test is performed by attaching the probe card (10) to a wafer prober as shown in FIG.

プローブカード(10)の装着は、ウェハプローバに設
けられたコネクタ(17)にプローブカード(10)の
コネクタ部(14)を挿入装着する。この装着によりテ
スタ(18)からプローブ針(13)まではコネクタ(
17)を介して電気的に通道することとなる。ここでウ
ェハ(19)に形成された半導体素子の測定検査を実行
する。この測定は、ウェハ(19)を載置した載置台(
20)を上昇させ、半導体素子の電極模様にプローブカ
ード(10)の各プローブ針(13)先端を接続させる
ことにより、各プローブ針(13)とテスタ(18)は
配線されているため、半導体素子とテスタ(18)を導
通させることができ、このように上記テスタ(18)を
上記半導体素子の電極部に接続させた状態で上記テスタ
(18)からテス歩信号を出力し上記半導体素子の入力
電極に印加し、出力電極に発生する電気的信号をテスタ
(18)で期待される信号と比較して半導体素子の良否
を判定するものである。上記のような測定時には、1つ
の半導体素子の測定毎に載置台をX/Y方向に移動させ
測定を実行するが、ウェハサイズが大型化し、このこと
に対応してウェハ載置台(20)を大型化してもプロー
ブカードコネクタ(17)は、プローブ針(13)設置
位置より上方向に設置されているため、載置台(20)
の移動範囲に障害物の存在はなくなり、大型化した載置
台(20)のX/Y方向の移動はスムーズに行なえる。
The probe card (10) is attached by inserting the connector portion (14) of the probe card (10) into the connector (17) provided on the wafer prober. With this installation, the connector (
17). Here, a measurement inspection of the semiconductor elements formed on the wafer (19) is performed. This measurement was performed on the mounting table (19) on which the wafer (19) was mounted
20) and connect the tip of each probe needle (13) of the probe card (10) to the electrode pattern of the semiconductor element, each probe needle (13) and the tester (18) are wired. The element and the tester (18) can be electrically connected, and in this way, the tester (18) outputs a test step signal with the tester (18) connected to the electrode part of the semiconductor element, and the test step signal is outputted to detect the semiconductor element. The electrical signal applied to the input electrode and generated at the output electrode is compared with the expected signal by the tester (18) to determine the quality of the semiconductor element. During the above-mentioned measurement, the mounting table is moved in the X/Y direction for each semiconductor element measurement, but as the wafer size increases, the wafer mounting table (20) is changed to accommodate this. Even if the probe card connector (17) is increased in size, it is installed above the probe needle (13) installation position, so the mounting table (20)
There are no obstacles in the movement range, and the enlarged mounting table (20) can be moved smoothly in the X/Y directions.

【図面の簡単な説明】[Brief explanation of the drawing]

・、 第1図は本発明の一実施例を説明するためのプロ
ーブカードの説明図、第2図は第1図のプローブカード
を利用してのウエハプローバでの測定説明図、第3図は
従来のプローブカードを利用してのウエハプローバでの
測定説明図である。
・, Fig. 1 is an explanatory diagram of a probe card for explaining one embodiment of the present invention, Fig. 2 is an explanatory diagram of measurement with a wafer prober using the probe card of Fig. 1, and Fig. 3 is an explanatory diagram of a measurement with a wafer prober using the probe card of Fig. 1. FIG. 2 is an explanatory diagram of measurement with a wafer prober using a conventional probe card.

Claims (1)

【特許請求の範囲】[Claims]  触針を取着した絶縁基板に設けられた印刷配線の一端
側に設けられた触針と、上記印刷配線の他端側に設けら
れた測定用検査回路に接続する接続部と、この接続部に
立設された接続端子とを具備したことを特徴とするプロ
ーブカード。
A stylus provided at one end of the printed wiring provided on the insulating substrate to which the stylus is attached, a connecting portion connecting the stylus to the measurement inspection circuit provided at the other end of the printed wiring, and this connecting portion. A probe card characterized by comprising a connection terminal erected at the top.
JP10867987A 1987-05-01 1987-05-01 Probe card Pending JPS63273329A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10867987A JPS63273329A (en) 1987-05-01 1987-05-01 Probe card

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10867987A JPS63273329A (en) 1987-05-01 1987-05-01 Probe card

Publications (1)

Publication Number Publication Date
JPS63273329A true JPS63273329A (en) 1988-11-10

Family

ID=14490924

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10867987A Pending JPS63273329A (en) 1987-05-01 1987-05-01 Probe card

Country Status (1)

Country Link
JP (1) JPS63273329A (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS587834A (en) * 1981-07-07 1983-01-17 Nec Corp Device for testing semiconductor wafer
JPS6041729U (en) * 1983-08-29 1985-03-25 東陶機器株式会社 gas water heater

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS587834A (en) * 1981-07-07 1983-01-17 Nec Corp Device for testing semiconductor wafer
JPS6041729U (en) * 1983-08-29 1985-03-25 東陶機器株式会社 gas water heater

Similar Documents

Publication Publication Date Title
KR100500452B1 (en) Ball Grid Array Package Test Apparatus and Method
JPH10239372A (en) Substrate inspection instrument and substrate inspection method
JP2000088920A (en) Interface unit for inspection apparatus
US8106671B2 (en) Socketless integrated circuit contact connector
JPS612338A (en) Inspection device
JPS62269075A (en) Apparatus for inspecting printed circuit board
JP2001077160A (en) Tester for semiconductor substrate
JPH0829475A (en) Contact probe of mounted substrate inspection device
JPS63273329A (en) Probe card
JP3249865B2 (en) Method for manufacturing semiconductor integrated circuit device
JPH07122601A (en) Probe unit and maintenance jig therefor
JPH0348171A (en) Leadless probe card of in-circuit tester for hybrid integrated circuit
JPH1144709A (en) Probe card
JPH03205843A (en) Probe card device
JP2006170700A (en) Probe calibration jig, probe card with probe calibration jig and semiconductor wafer measurement device
JPS626653B2 (en)
JPH0758168A (en) Probing device
JP2759451B2 (en) Printed circuit board inspection jig
JPH04369253A (en) Semiconductor integrated circuit package
JP2601680Y2 (en) Contact board for auto handler with ground board
JPS61259176A (en) Probe
JPS5855766Y2 (en) probe card
JPH05347335A (en) Probe card
JP2557685B2 (en) Probe card
JPH05133992A (en) Method for inspecting circuit board, inspecting board, and circuit board inspecting device