JPS6324343B2 - - Google Patents

Info

Publication number
JPS6324343B2
JPS6324343B2 JP55023139A JP2313980A JPS6324343B2 JP S6324343 B2 JPS6324343 B2 JP S6324343B2 JP 55023139 A JP55023139 A JP 55023139A JP 2313980 A JP2313980 A JP 2313980A JP S6324343 B2 JPS6324343 B2 JP S6324343B2
Authority
JP
Japan
Prior art keywords
signal
output
polarity
segment
phase
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55023139A
Other languages
English (en)
Japanese (ja)
Other versions
JPS56119562A (en
Inventor
Takashi Kako
Shigeyuki Umigami
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP2313980A priority Critical patent/JPS56119562A/ja
Publication of JPS56119562A publication Critical patent/JPS56119562A/ja
Publication of JPS6324343B2 publication Critical patent/JPS6324343B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/18—Phase-modulated carrier systems, i.e. using phase-shift keying
    • H04L27/22—Demodulator circuits; Receiver circuits
    • H04L27/227—Demodulator circuits; Receiver circuits using coherent demodulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
JP2313980A 1980-02-26 1980-02-26 Synchronizing detection system Granted JPS56119562A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2313980A JPS56119562A (en) 1980-02-26 1980-02-26 Synchronizing detection system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2313980A JPS56119562A (en) 1980-02-26 1980-02-26 Synchronizing detection system

Publications (2)

Publication Number Publication Date
JPS56119562A JPS56119562A (en) 1981-09-19
JPS6324343B2 true JPS6324343B2 (enrdf_load_stackoverflow) 1988-05-20

Family

ID=12102214

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2313980A Granted JPS56119562A (en) 1980-02-26 1980-02-26 Synchronizing detection system

Country Status (1)

Country Link
JP (1) JPS56119562A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6014557A (ja) * 1983-07-06 1985-01-25 Nec Corp 直交振幅変調式の送信装置
JPH07105820B2 (ja) * 1985-10-09 1995-11-13 富士通株式会社 変調単位数測定方式

Also Published As

Publication number Publication date
JPS56119562A (en) 1981-09-19

Similar Documents

Publication Publication Date Title
CA2061524C (en) Phase/frequency comparator for timing recovering circuit
US5574754A (en) Sliding correlator
US4371974A (en) NRZ Data phase detector
US4715047A (en) Digital differential phase shift keyed demodulator
US4262360A (en) Method and device for detecting a pseudo-random sequence of carrier phase changes of 0° and 180° in a data receiver
US4518922A (en) Decision-directed, automatic frequency control technique for non-coherently demodulated M-ARY frequency shift keying
US5093848A (en) Method of controlling the frequency of a coherent radio receiver and apparatus for carrying out the method
US4918709A (en) Data demodulator baud clock phase locking
JPS6024614B2 (ja) タイミング回復回路
US4606045A (en) Method and apparatus for detecting an equalizer training period in a receiving-end modem
EP0578489B1 (en) Clock recovery phase detector
US5247543A (en) Carrier aquisition apparatus for digital satellite communication system
EP0053939B1 (en) Digital phase locked loop pull-in circuitry
US5949829A (en) Central error detecting circuit for FSK receiver
US5999577A (en) Clock reproducing circuit for packet FSK signal receiver
JPS6324343B2 (enrdf_load_stackoverflow)
JPH04172840A (ja) 復調装置
US4859959A (en) Data demodulator carrier phase error detector
JP3132043B2 (ja) クロック抽出回路
US4760344A (en) Phase shift keying signal demodulation method and apparatus
CA1167118A (en) Means for subdividing a baud period into multiple integration intervals to enhance digital message detection
JPS61137446A (ja) 復調装置
EP0649233B1 (en) Method for recovering symbol synchronism in receivers of digitally modulated signals and circuit derived therefrom
JP2841935B2 (ja) 位相復調器
GB2213663A (en) Data demodulator carrier phase locking