JPS6322501B2 - - Google Patents
Info
- Publication number
- JPS6322501B2 JPS6322501B2 JP55041788A JP4178880A JPS6322501B2 JP S6322501 B2 JPS6322501 B2 JP S6322501B2 JP 55041788 A JP55041788 A JP 55041788A JP 4178880 A JP4178880 A JP 4178880A JP S6322501 B2 JPS6322501 B2 JP S6322501B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- converter
- sample
- output
- local
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
- H04L25/40—Transmitting circuits; Receiving circuits
- H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
- H04L25/4917—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using multilevel codes
Landscapes
- Physics & Mathematics (AREA)
- Spectroscopy & Molecular Physics (AREA)
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Analogue/Digital Conversion (AREA)
- Dc Digital Transmission (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4178880A JPS56138351A (en) | 1980-03-31 | 1980-03-31 | Identifier for multivalue signal |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4178880A JPS56138351A (en) | 1980-03-31 | 1980-03-31 | Identifier for multivalue signal |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS56138351A JPS56138351A (en) | 1981-10-28 |
| JPS6322501B2 true JPS6322501B2 (enrdf_load_html_response) | 1988-05-12 |
Family
ID=12618080
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP4178880A Granted JPS56138351A (en) | 1980-03-31 | 1980-03-31 | Identifier for multivalue signal |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS56138351A (enrdf_load_html_response) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0683269B2 (ja) * | 1983-09-24 | 1994-10-19 | 株式会社東芝 | 信号識別装置 |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5946131B2 (ja) * | 1976-08-18 | 1984-11-10 | 株式会社東芝 | 符号化回路 |
| JPS5930352B2 (ja) * | 1977-01-18 | 1984-07-26 | 日本電気株式会社 | 多値符号伝送方式 |
-
1980
- 1980-03-31 JP JP4178880A patent/JPS56138351A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS56138351A (en) | 1981-10-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4410878A (en) | Digital signal transmission | |
| US5252973A (en) | Apparatus for digital-to-analogue conversion | |
| US6067327A (en) | Data transmitter and method therefor | |
| JP4583689B2 (ja) | デジタル−アナログ・コンバータ | |
| JPH0420523B2 (enrdf_load_html_response) | ||
| US4348768A (en) | PCM Codec using common D/A converter for encoding and decoding | |
| US6222478B1 (en) | Pipeline analog-to-digital conversion system using a modified coding scheme and method of operation | |
| CA1171966A (en) | Analog-to-digital converting circuit | |
| JPH0681164B2 (ja) | 符号変調方式 | |
| US4805190A (en) | Detector logic circuit for a sychronous transmission system for data comprising ternary symbols and controlled partial response class 1, N=2 type intersymbol interference | |
| US4594576A (en) | Circuit arrangement for A/D and/or D/A conversion with nonlinear D/A conversion | |
| US5017918A (en) | Method and circuit for eliminating major bit transition error at the bipolar zero point in a digital-to-analog converter | |
| US4507792A (en) | PCM Encoder conformable to the A-law | |
| JPS6322501B2 (enrdf_load_html_response) | ||
| US4319360A (en) | Predictor stage for a digit rate reduction system | |
| GB2190257A (en) | Analog to digital converter | |
| US4875044A (en) | Digital limiting circuit | |
| US6490004B2 (en) | Video signal receiver with level limited output | |
| GB1576980A (en) | Digital signal transmission system | |
| KR100447235B1 (ko) | 아날로그-디지털 변환장치 | |
| US4204163A (en) | Minimum group pulse code modem having shape and amplitude codes | |
| JPH0446016B2 (enrdf_load_html_response) | ||
| FI92363C (fi) | Menetelmä signaalitasojen muuntamiseksi sekä laite menetelmän toteuttamiseksi | |
| JPS5928781A (ja) | テレビジヨン信号のデイジタル伝送方式 | |
| SU1027814A2 (ru) | Аналого-цифровой преобразователь |