JPS63195752U - - Google Patents

Info

Publication number
JPS63195752U
JPS63195752U JP1987087251U JP8725187U JPS63195752U JP S63195752 U JPS63195752 U JP S63195752U JP 1987087251 U JP1987087251 U JP 1987087251U JP 8725187 U JP8725187 U JP 8725187U JP S63195752 U JPS63195752 U JP S63195752U
Authority
JP
Japan
Prior art keywords
integrated circuit
semiconductor integrated
lead frame
circuit chip
mount part
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1987087251U
Other languages
English (en)
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1987087251U priority Critical patent/JPS63195752U/ja
Publication of JPS63195752U publication Critical patent/JPS63195752U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/071Connecting or disconnecting
    • H10W72/073Connecting or disconnecting of die-attach connectors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/071Connecting or disconnecting
    • H10W72/075Connecting or disconnecting of bond wires
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/50Bond wires
    • H10W72/541Dispositions of bond wires
    • H10W72/5449Dispositions of bond wires not being orthogonal to a side surface of the chip, e.g. fan-out arrangements
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/90Bond pads, in general
    • H10W72/931Shapes of bond pads
    • H10W72/932Plan-view shape, i.e. in top view
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/753Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between laterally-adjacent chips
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/756Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked lead frame, conducting package substrate or heat sink

Landscapes

  • Lead Frames For Integrated Circuits (AREA)
JP1987087251U 1987-06-04 1987-06-04 Pending JPS63195752U (enExample)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1987087251U JPS63195752U (enExample) 1987-06-04 1987-06-04

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1987087251U JPS63195752U (enExample) 1987-06-04 1987-06-04

Publications (1)

Publication Number Publication Date
JPS63195752U true JPS63195752U (enExample) 1988-12-16

Family

ID=30944303

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1987087251U Pending JPS63195752U (enExample) 1987-06-04 1987-06-04

Country Status (1)

Country Link
JP (1) JPS63195752U (enExample)

Similar Documents

Publication Publication Date Title
JPS63195752U (enExample)
JPS6422046U (enExample)
JPH0451145U (enExample)
JPS6416636U (enExample)
JPH02114941U (enExample)
JPS61114842U (enExample)
JPS6397241U (enExample)
JPS6416699U (enExample)
JPS63187330U (enExample)
JPS63201346U (enExample)
JPS6181141U (enExample)
JPS6190256U (enExample)
JPS63132441U (enExample)
JPS63128745U (enExample)
JPH0176040U (enExample)
JPH01120341U (enExample)
JPH01179452U (enExample)
JPH0180951U (enExample)
JPH01165638U (enExample)
JPS63174459U (enExample)
JPH0330437U (enExample)
JPH01107155U (enExample)
JPH0330436U (enExample)
JPS61192447U (enExample)
JPH0229525U (enExample)