JPS63175234U - - Google Patents
Info
- Publication number
- JPS63175234U JPS63175234U JP6589587U JP6589587U JPS63175234U JP S63175234 U JPS63175234 U JP S63175234U JP 6589587 U JP6589587 U JP 6589587U JP 6589587 U JP6589587 U JP 6589587U JP S63175234 U JPS63175234 U JP S63175234U
- Authority
- JP
- Japan
- Prior art keywords
- input
- key
- output
- key input
- wires
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 2
- 239000011159 matrix material Substances 0.000 description 1
Landscapes
- Input From Keyboards Or The Like (AREA)
- Electronic Switches (AREA)
Description
第１図は本考案の一実施例を示すブロツク図で
第２図は波形を説明するための図である。
１……キーマトリツクス、２，３……接続線、
４……本体、５……スキヤン信号発生器、６，７
……遅延回路である。
FIG. 1 is a block diagram showing one embodiment of the present invention, and FIG. 2 is a diagram for explaining waveforms. 1...Key matrix, 2, 3...Connection line,
4... Main body, 5... Scan signal generator, 6, 7
...It is a delay circuit.
Claims (1)
毎に入力と出力の状態を交換しながらキー入力状
態を出力する装置に於て、ｎ２個のキーにスキヤ
ン信号を供給するキースキヤン信号発生器とｎ本
の結線で各々のキーを接続しキー入力がそれぞれ
遅延回路を通り該ｎ本の結線に結合しスキヤン入
力と遅延出力の組合せでキー入力を読み取ること
を特徴とするキー入力装置。 In a device that has a connection terminal that serves as both an input and an output, and outputs the key input state while exchanging the input and output states at regular intervals, there is a key scan signal generation method that supplies scan signals to two keys. A key input device characterized in that each key is connected to a device by n wires, each key input passes through a delay circuit and is coupled to the n wires, and the key input is read by a combination of scan input and delay output.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6589587U JPS63175234U (en) | 1987-04-30 | 1987-04-30 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6589587U JPS63175234U (en) | 1987-04-30 | 1987-04-30 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS63175234U true JPS63175234U (en) | 1988-11-14 |
Family
ID=30903392
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP6589587U Pending JPS63175234U (en) | 1987-04-30 | 1987-04-30 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS63175234U (en) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5858641A (en) * | 1981-10-05 | 1983-04-07 | Hitachi Ltd | Keyboard device |
-
1987
- 1987-04-30 JP JP6589587U patent/JPS63175234U/ja active Pending
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5858641A (en) * | 1981-10-05 | 1983-04-07 | Hitachi Ltd | Keyboard device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS63175234U (en) | ||
| JPH0378279U (en) | ||
| JPH0251437U (en) | ||
| JPH0191954U (en) | ||
| JPH0274759U (en) | ||
| JPH02131791U (en) | ||
| JPS60142899U (en) | Memory circuit with confirmation | |
| JPS6181242U (en) | ||
| JPS62164422U (en) | ||
| JPS61147449U (en) | ||
| JPH01110569U (en) | ||
| JPS63133738U (en) | ||
| JPS598041U (en) | Burner control device | |
| JPS6327955U (en) | ||
| JPS62104581U (en) | ||
| JPS6332679U (en) | ||
| JPH0216622U (en) | ||
| JPS6372631U (en) | ||
| JPS60164775U (en) | Structure of output connector | |
| JPS6284230U (en) | ||
| JPS6419184U (en) | ||
| JPS648045U (en) | ||
| JPS62147030U (en) | ||
| JPS61196345U (en) | ||
| JPS6262303U (en) |