JPS63169724U - - Google Patents
Info
- Publication number
- JPS63169724U JPS63169724U JP6186487U JP6186487U JPS63169724U JP S63169724 U JPS63169724 U JP S63169724U JP 6186487 U JP6186487 U JP 6186487U JP 6186487 U JP6186487 U JP 6186487U JP S63169724 U JPS63169724 U JP S63169724U
- Authority
- JP
- Japan
- Prior art keywords
- input
- local oscillator
- circuit
- frequency
- pll
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 3
Landscapes
- Superheterodyne Receivers (AREA)
Description
第１図は本考案にかかるＰＬＬシンセサイザ式
受信機の要部ブロツク図、第２図は局部発振部の
回路例、第３図は従来のＰＬＬシンセサイザ式受
信機を説明するためのブロツク図、第４図はＰＬ
Ｌ回路のブロツク図である。
１……アンテナ、２……高周波増幅器、３……
局部発振部、３ａ……局部発振器、３ｂ……周波
数逓倍回路、４……混合器、７……ＰＬＬ回路。
FIG. 1 is a block diagram of the main parts of a PLL synthesizer type receiver according to the present invention, FIG. 2 is a circuit example of a local oscillator, and FIG. 3 is a block diagram for explaining a conventional PLL synthesizer type receiver. Figure 4 is PL
FIG. 3 is a block diagram of an L circuit. 1...Antenna, 2...High frequency amplifier, 3...
Local oscillator, 3a... Local oscillator, 3b... Frequency multiplier circuit, 4... Mixer, 7... PLL circuit.
Claims (1)
器と混合器の間に周波数逓倍回路を設け、 該局部発振器の出力をＰＬＬ回路に直接入力す
ると共に、周波数をＮ逓倍して混合器に入力する
ことを特徴とするＰＬＬシンセサイザ式受信機。[Claims for Utility Model Registration] A frequency multiplier circuit is provided between the voltage-controlled local oscillator and the mixer in the front end, and the output of the local oscillator is directly input to the PLL circuit, and the frequency is multiplied by N and mixed. A PLL synthesizer type receiver characterized in that input is input to a receiver.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6186487U JPS63169724U (en) | 1987-04-23 | 1987-04-23 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6186487U JPS63169724U (en) | 1987-04-23 | 1987-04-23 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS63169724U true JPS63169724U (en) | 1988-11-04 |
Family
ID=30895594
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP6186487U Pending JPS63169724U (en) | 1987-04-23 | 1987-04-23 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS63169724U (en) |
-
1987
- 1987-04-23 JP JP6186487U patent/JPS63169724U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS63169724U (en) | ||
| JPH0439717U (en) | ||
| JPS6423132U (en) | ||
| JPS58123635U (en) | Receiving machine | |
| JPS62158943U (en) | ||
| JPS5917654U (en) | superheterodyne receiver | |
| JPS59147344U (en) | Receiving machine | |
| JPS6188345U (en) | ||
| JPS6157627U (en) | ||
| JPS6448941U (en) | ||
| JPS6193043U (en) | ||
| JPS6280449U (en) | ||
| JPS6019251U (en) | FM transmitter/receiver | |
| JPS62119030U (en) | ||
| JPS5888461U (en) | Receiving machine | |
| JPS58123632U (en) | Transmitter using PLL circuit | |
| JPS63163037U (en) | ||
| JPS5896335U (en) | electronic tuning tuner | |
| JPS63122900U (en) | ||
| JPS6214832U (en) | ||
| JPS59108351U (en) | synthesizer tuner | |
| JPH0164234U (en) | ||
| JPS6349832U (en) | ||
| JPS63114532U (en) | ||
| JPH045733U (en) |