JPS63149499U - - Google Patents
Info
- Publication number
- JPS63149499U JPS63149499U JP4022087U JP4022087U JPS63149499U JP S63149499 U JPS63149499 U JP S63149499U JP 4022087 U JP4022087 U JP 4022087U JP 4022087 U JP4022087 U JP 4022087U JP S63149499 U JPS63149499 U JP S63149499U
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- gate
- mos transistor
- output
- memory cell
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000002950 deficient Effects 0.000 claims 2
- 239000004065 semiconductor Substances 0.000 claims 2
- 230000006870 function Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Static Random-Access Memory (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Hardware Redundancy (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4022087U JPS63149499U (enrdf_load_stackoverflow) | 1987-03-19 | 1987-03-19 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4022087U JPS63149499U (enrdf_load_stackoverflow) | 1987-03-19 | 1987-03-19 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS63149499U true JPS63149499U (enrdf_load_stackoverflow) | 1988-10-03 |
Family
ID=30854114
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP4022087U Pending JPS63149499U (enrdf_load_stackoverflow) | 1987-03-19 | 1987-03-19 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS63149499U (enrdf_load_stackoverflow) |
-
1987
- 1987-03-19 JP JP4022087U patent/JPS63149499U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2530610B2 (ja) | 半導体記憶装置 | |
| US4789966A (en) | Semiconductor memory device with page and nibble modes | |
| US6839293B2 (en) | Word-line deficiency detection method for semiconductor memory device | |
| JPH04255998A (ja) | 半導体記憶装置 | |
| JPS63149499U (enrdf_load_stackoverflow) | ||
| US5287311A (en) | Method and apparatus for implementing ×2 parity DRAM for 16 bit systems from ×4 parity DRAM | |
| JPH0474396A (ja) | 半導体記憶装置 | |
| JPS6112640Y2 (enrdf_load_stackoverflow) | ||
| JPS58200571A (ja) | 半導体記憶装置 | |
| JP2534308B2 (ja) | 半導体メモリ | |
| JP2582154Y2 (ja) | 半導体装置 | |
| JPH0175400U (enrdf_load_stackoverflow) | ||
| US5197031A (en) | Method for writing data in testing memory device and circuit for testing memory device | |
| JPH0373959B2 (enrdf_load_stackoverflow) | ||
| RU1791849C (ru) | Элемент пам ти | |
| JP2629957B2 (ja) | 記憶装置 | |
| JP3306920B2 (ja) | 半導体記憶装置 | |
| JPH01286200A (ja) | 半導体メモリ装置 | |
| JPH0793036B2 (ja) | 半導体記憶装置 | |
| JPH0265297U (enrdf_load_stackoverflow) | ||
| JPS58139397A (ja) | 読出専用記憶装置の不良検出回路 | |
| JPS5877900U (ja) | 半導体メモリ集積回路 | |
| JPS6391895A (ja) | 半導体記憶装置 | |
| JPH06295588A (ja) | メモリ回路 | |
| KR910013268A (ko) | 반도체 메모리장치의 불량메모리 셀 대치방법 |