JPS63145005A - Manufacture of multilayer laminated board - Google Patents

Manufacture of multilayer laminated board

Info

Publication number
JPS63145005A
JPS63145005A JP61292824A JP29282486A JPS63145005A JP S63145005 A JPS63145005 A JP S63145005A JP 61292824 A JP61292824 A JP 61292824A JP 29282486 A JP29282486 A JP 29282486A JP S63145005 A JPS63145005 A JP S63145005A
Authority
JP
Japan
Prior art keywords
caulking
size
laminating material
laminated
prepreg
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP61292824A
Other languages
Japanese (ja)
Other versions
JPH072339B2 (en
Inventor
Yoshinori Urakuchi
浦口 良範
Hideo Takizawa
滝沢 秀夫
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Electric Works Co Ltd
Original Assignee
Matsushita Electric Works Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Works Ltd filed Critical Matsushita Electric Works Ltd
Priority to JP61292824A priority Critical patent/JPH072339B2/en
Publication of JPS63145005A publication Critical patent/JPS63145005A/en
Publication of JPH072339B2 publication Critical patent/JPH072339B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Casting Or Compression Moulding Of Plastics Or The Like (AREA)
  • Moulding By Coating Moulds (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

PURPOSE:To prevent laminated material even with large size from shifting positionally by a method wherein the positions of caulking pins are provided in the specified place inside from the peripheral sides of a laminating material and at the same time the number of the caulking pins are specified in response to the size of the laminating material. CONSTITUTION:In response to the size or longitudinal and lateral dimensions of a laminating material 6 or the number of caulking by caulking pins 5 is set. When the size of each laminating material 6 is below 500X500mm, the number of the positioning holes 4 is set below 10. When the size of each laminating material 6 is larger than 500X500mm, the number of the positioning holes 4 is set 10 or more. In addition, the position of the caulking pin is provided inside the peripheral domain having a width of 7-10mm of each laminating material 6. If the number of the positioning holes 4 is less than the number of those to be set under the above- mentioned size of each laminating material 6, a large positional shifting among the laminating materials 6, 6... develops. If the location of the caulking pin is within the domain having the width of 7mm from the peripheral sides of the laminating material, the location of the pin tends to easily shift. On the other hand, if its location is inside the domain having the width of at least 30mm from the peripheral sides of the laminating material, the workability becomes lower.

Description

【発明の詳細な説明】 〔技術分野〕 本発四は、多層プリント配線板や多層シールド板の製造
て用いられる多層積層板の製造方法に関するものである
DETAILED DESCRIPTION OF THE INVENTION [Technical Field] The present invention relates to a method for manufacturing a multilayer laminate used for manufacturing a multilayer printed wiring board or a multilayer shield board.

〔背景技術〕[Background technology]

六層以上の多層プリント配線板など多層積層板は、内層
コア材1と外層材3及びボンディング用のプリプレグ2
を組み合わせ、これらを回路パターンの位置合わせをし
た状態で1ね、そして加熱加圧による積層成形をおこな
うことによって製造されている。その−列を第5図の六
層の多層積層板の製造につ論て説明すると、厚み0.1
〜iff程変ツガラスエポキシやガラスポリイミドなど
の積層板7の両面に銅箔などの金属箔の工9チングで回
路8を設けることによって形成した内層コア材1を二枚
用層、第5図(alのようにこの内層コア材1間に1〜
4枚程度のプリプレグ2を介在させると共に各内層コア
材1の外面に1〜4枚程度のプリプレグ2を介して外層
材3として銅、石などの金属箔3aを重ね、これをプレ
ート間にはさんで熱盤間にセリトし、165〜175℃
、30〜50W9/d 。
A multilayer laminate such as a multilayer printed wiring board with six or more layers has an inner layer core material 1, an outer layer material 3, and a prepreg 2 for bonding.
It is manufactured by combining these, aligning the circuit patterns, and then laminating them by heating and pressing. To explain the row in relation to the production of the six-layer multilayer laminate shown in Fig. 5, the thickness is 0.1
A two-layer inner layer core material 1 is formed by forming a circuit 8 on both sides of a laminate 7 made of glass epoxy, glass polyimide, etc. by machining metal foil such as copper foil. (1 to 1 between each core material of this inner layer like al)
Approximately four sheets of prepreg 2 are interposed, and a metal foil 3a such as copper or stone is layered as an outer layer material 3 on the outer surface of each inner layer core material 1 via approximately 1 to 4 sheets of prepreg 2, and this is placed between the plates. Heat between heat plates and heat to 165-175℃.
, 30-50W9/d.

2時間程度の条件で加熱加圧による積層成形をおこなう
ことによって、プリプレグ2 、2 )C−p縁徨着層
9として内層コア材1及び外層材3を積層−体化した第
5図(b)のような多層積層板Aを得るものである。こ
の多層積層板Aの外層材3として金属箔3aに工9チン
グを権して回路を形成することによって、六層の回路構
成となった六層プリント配線板を得ることができる。
By carrying out lamination molding by heating and pressurizing for about 2 hours, the prepreg 2, 2) is made into a laminated body of the inner layer core material 1 and the outer layer material 3 as the C-p edge stuck layer 9, as shown in FIG. 5(b). ) to obtain a multilayer laminate A. A six-layer printed wiring board having a six-layer circuit configuration can be obtained by processing the metal foil 3a as the outer layer material 3 of the multilayer laminate A to form a circuit.

ここで上記のように積層成形するにあたって、内層コア
材1.1間で回路8.8に相互の位置ずれが生じること
がないように内層コア材1.1の位置合わせをした状態
で積層をおこなう必要がある。この位置合わせをおこな
いながら成形するために従来より神々の方法が実権され
てbるが、例えばピンラミネート法は内層コア材1.1
や外層材3、プリプレグ2の端部にそれぞれ位置合わせ
孔f−設け、4〜8本のピンを有する金型プレートを用
いて位+if合わせ孔にピンを通して内層コア材1.1
や外層材3、プリプレグ2をそれぞれ位置合わせした状
態で重ね、これを積層成形する方法である。しかしこの
ピンラミネート法は小形プレスによるのが通常であるた
めに、内層コア材1゜1や外層材3、プリプレグ2とし
てサイズの小さいものしか周込ることができず、多数個
取りで多層積層板を成形することができず生産性が悪す
とbう問題がある。またかしめ法は、内層コア材1.1
や外層材3、プリプレグ2の端部にそれぞれ位置合わせ
孔を設け、各位置合わせ孔に4乃至6本のかしめピンを
通して内層コア材1.1や外層材3、プリプレグ2をそ
れぞれ位置合わせして重ねると共にかしめピンの両端を
かしめた状態でこれを金型プレートにセットし、積HI
FfC形をおこなう方法である。このものではピンを有
する金型プレートを用いる必要がなく種々のプレスを周
込て成形をおこなうことができ、内層コア材1.1や外
層材3、プリプレグ2としてサイズの大きいものを用い
るこ1とができて多数個取りで多層積層板を成形するこ
とが可能になる。しかしこのかしめ法では、生産性を高
くするために内1コ了は1゜1や外層材3、プリプレグ
2としてサイズの大きなものを周込ると、サイズの大き
さに判って積層成形の際に位置合わせのずれが大きくな
り、回路8の位置ずれが大きくなって不良品の発生率が
高くなると論う問題がある。
Here, when performing lamination molding as described above, the lamination is performed with the inner layer core materials 1.1 aligned so that the circuits 8.8 are not mutually misaligned between the inner layer core materials 1.1. It is necessary to do it. In order to perform molding while performing this positioning, divine methods have been used in the past, but for example, the pin lamination method uses inner layer core material 1.1.
Positioning holes f- are provided at the ends of the outer layer material 3 and the prepreg 2, respectively, and a mold plate having 4 to 8 pins is used to pass the pins through the positioning holes f- to the inner layer core material 1.1.
In this method, the outer layer material 3 and the prepreg 2 are stacked in a state where they are aligned, and then laminated and molded. However, since this pin lamination method usually uses a small press, only small-sized materials can be wrapped around the inner layer core material 1゜1, outer layer material 3, and prepreg 2. There is a problem that the plate cannot be formed and productivity is poor. In addition, the caulking method uses inner layer core material 1.1
Positioning holes are provided at the ends of the inner layer core material 1.1, the outer layer material 3, and the prepreg 2, respectively, and four to six caulking pins are inserted into each positioning hole to align the inner layer core material 1.1, the outer layer material 3, and the prepreg 2, respectively. At the same time, set the caulking pins on the mold plate with both ends caulked, and stack them.
This is a method of performing FfC type. With this product, there is no need to use a mold plate with pins, and various presses can be used to perform molding, and large-sized materials can be used as the inner layer core material 1.1, outer layer material 3, and prepreg 2. This makes it possible to form multilayer laminates by molding multiple pieces. However, with this caulking method, in order to increase productivity, if a large piece of material is wrapped around 1°1, outer layer material 3, or prepreg 2, the size will be known and the laminated molding will be carried out. However, there is a problem in that the misalignment becomes large, and the misalignment of the circuit 8 becomes large, leading to a high incidence of defective products.

〔発明の目的〕[Purpose of the invention]

本発明は、上記の点Vc6みて為されたものであり、か
しめ法によって多層の積層成形をセこなうにあたって、
積層材のサイズが大きくなっても位置ずれが大きく発生
することを防止することができる多智積;−仮の製造方
法を提供することを目的とするものである。
The present invention has been made in view of the above point Vc6, and when performing multilayer laminated molding by the caulking method,
It is an object of the present invention to provide a temporary manufacturing method that can prevent large positional deviations from occurring even when the size of the laminated material increases.

〔発明の開示〕[Disclosure of the invention]

しかして本発明に係る多層積層板の製造方法は、内層コ
ア材1、プリプレグ2文び外層材3を積層材6として重
ね、これら6.6・・・の各端部に設けた各位置合わせ
孔4.4・・・に通したかしめピンSで各bLN材6.
6・・・を位置合わせした状態で加熱加圧成彩すること
によって多層積層板を製造するにあたって、かしめピン
の位置を積層材の周辺7〜30mm巾より内イ則に設け
、且つかしめピンの数を積層材の大きさが樅iJ 50
0 X 50041未満のときは10個未満とし、積層
材の大きさが縦横soo x so。
Therefore, the method for manufacturing a multilayer laminate according to the present invention involves stacking the inner layer core material 1, the prepreg 2 and the outer layer material 3 as a laminate material 6, and positioning them at each end of Each bLN material 6.
When manufacturing a multilayer laminate by heating and pressurizing with 6... aligned, the positions of the caulking pins are set within a width of 7 to 30 mm around the periphery of the laminated material, and the positions of the caulking pins are The number and size of the laminated materials are 50
When it is less than 0 x 50041, it is less than 10 pieces, and the size of the laminated material is soo x so.

組以上のときは10個以上に設定することを特徴とする
ものであり、以下本発明の詳細な説明する。
The present invention is characterized in that when the number of sets is more than 10, the number is set to 10 or more.The present invention will be described in detail below.

多層積層板を製造するにあたっては、内1−コア材1、
プリプレグ2、外層材3を′@層材6として用い、この
積層材6を積層成形することによっておこなわれる。内
層コア材1はガラスクロスyやガラスポリイミドなどの
積層板7の両面に?J消などの金属箔の工噌チングで回
路8を設けたことによって形成される。またプリプにグ
2はボンディング用として用いられるもので、長尺のガ
ラスクロスなどを基材としてこれにエポキシ樹1旨やポ
リイミドなど熱硬化性樹脂を40〜55憾程字の含浸量
で含浸させ、これを140〜160℃、10分程壇の条
件で乾燥することによって、樹脂カtBステージとなっ
た厚み0.05〜0.2厘1程度のプリプレグ2を作成
し、そしてこれを所定寸法に寸断してボンディング用い
周込るプリプレグ2として作成するものである。これら
積層板6の回路8の位置から外れる各端部にはそれぞれ
2〜5111[径程度の丸孔の位置合わせ孔4が第1図
fa)のように穿役しである。冬積層板6において位置
合わせ孔4は同じ位置にお込で同じ個数で設けられるも
のであり、各位置合わせ孔4は内径寸法を等しく形成し
である。
In manufacturing a multilayer laminate, 1-core material 1,
This is carried out by using the prepreg 2 and the outer layer material 3 as the layer material 6, and by laminating and molding the laminated material 6. Is the inner layer core material 1 on both sides of the laminate 7 made of glass cloth y, glass polyimide, etc.? The circuit 8 is formed by forming the circuit 8 by machining a metal foil such as a J eraser. In addition, prepreg 2 is used for bonding, and is made by impregnating a long glass cloth or the like with a thermosetting resin such as epoxy resin or polyimide at an impregnating amount of 40 to 55 degrees. By drying this at 140 to 160 degrees Celsius for about 10 minutes, a prepreg 2 with a thickness of about 0.05 to 0.2 cm, which has become a resin cut B stage, is created, and this is shaped into a predetermined size. The prepreg 2 is prepared by cutting it into pieces and surrounding it by bonding. At each end of these laminated plates 6 away from the position of the circuit 8, a circular positioning hole 4 having a diameter of about 2 to 5111 mm is perforated as shown in FIG. 1 fa). In the winter laminated board 6, the alignment holes 4 are provided in the same position and in the same number, and each alignment hole 4 has the same inner diameter.

そして列えは六層構成の多層積層板Aを成形するにあた
っては、K11M(a)のように二枚の内層コア材1.
1間にプリプレグ2を介在させると共に各内層コア材1
の外面にプリプレグ2を介して外層材3としての摺箔な
どの金r4箔3 a )p ′IItね、これら各積層
材6.6・・・の位置合わせ孔4にかしめピン5を通し
、第11聞(b)のようにかしめピン5の両端を鋲打ち
のようにかしめて各積層材6.6・・・を重ねた状態で
一体化させる。このとき、位置合わせ孔4にかしめピン
5を通すことによって、積層材6.6・・・は相互にか
しめピン5を基準にして位は合わせされ、内層コア材1
.1+7)回路8.8の相互の位14合わせをおこなう
ことができる。このようにしてかしめピン5で各積層材
6.6・・・を一体化したのちに、第5図(a)におい
て説明したと同様にして加り加圧による積−5成形をお
こな論、第5図(b)と同様な多層積層板Aを得ること
ができる。この多層積層板Aの外層材3としての金rA
 963aに工噌チングを愼して回路を形成することに
よって、六層の回路構成となった六層プリブト配線板を
得ることができる。外、1ツ材3としては上記のような
金瞑箔3aの他に、ガラスエポキシやガラスボリイミF
などの積I!1板の内(に11片面に鋼箔などの金r4
箔の工りチングで回路を役けると共に積層板の外側片面
にi1箔などの金属箔を張って外層コア材として形成し
たものを用することもできる。
When forming a multilayer laminate A having a six-layer arrangement, two inner layer core materials 1.
A prepreg 2 is interposed between each inner layer core material 1.
A gold r4 foil 3 such as a printed foil as the outer layer material 3 is attached to the outer surface of the laminate 6 through the prepreg 2, and the caulking pin 5 is passed through the positioning hole 4 of each of these laminated materials 6, 6,... As shown in Part 11 (b), both ends of the caulking pin 5 are caulked like a rivet to integrate each laminated material 6, 6, etc. in a stacked state. At this time, by passing the caulking pin 5 through the alignment hole 4, the laminated materials 6, 6, etc. are aligned with each other based on the caulking pin 5, and the inner layer core material 1
.. 1+7) The circuits 8.8 and 14 can be aligned with each other. After integrating the laminated materials 6,6... with the caulking pin 5 in this way, the product is formed by applying pressure in the same manner as explained in Fig. 5(a). , a multilayer laminate A similar to that shown in FIG. 5(b) can be obtained. Gold rA as the outer layer material 3 of this multilayer laminate A
By etching 963a and forming a circuit, a six-layer pre-printed wiring board having a six-layer circuit configuration can be obtained. Outside, as the single material 3, in addition to the above-mentioned gold foil 3a, glass epoxy or glass boliimi F
Product I! Gold r4 such as steel foil on one side of 1 plate (11)
It is also possible to use a circuit made of foil and a metal foil such as I1 foil applied to one side of the outer side of the laminate to form the outer layer core material.

上記のようにかしめピン5によって1rU−材6゜6・
・・をかしめた状態で積層成形をおこなうにあたって、
かしめピン5は積層材6の側に一体とな鴫だ状態で使用
されるために、積層成形の金型プレートとしてピンを一
体に突設した金型プレートを用いる必要がなく、使用す
る金型プレートが特定されるようなことがなく積層材6
のサイズを任意に設定することができることになる。そ
して&層材6のサイズが大きくなると、積層成形の際の
各積層材6の位置ずれが大きくなるために、本発明にお
いては積層材6のサイズ、すなわち縦横の寸法に応じて
各積層材6に設けるべき位置合わせ孔4の個数、つまり
かしめピン5によるかしめ数を設定する。しかして各積
層材6の大きさが縦横500 X 5GG未満のときは
各積層材6に設ける位置合せ孔4の個数を10個未満に
設定し、また各積層材6の大きさが縦横soo x s
oo以上のときは各積層材6に役ける位置合わせ孔4の
個数を10個以上に設定し、更にかしめピンの位置を各
積層材6の周辺7〜30′n巾より内側に設けるもので
ある。各積層材6の寸法がこれらの時に位置合わせ孔4
の個数がこれらよりも少なりと、かしめピン5によるか
しめ個数が少なくて各積層材6.6・・・を位置合わせ
した状態で保持して積層成形を詔こなうことが困難で、
積層材6.6・・・間の位置ずれの発失が大きくなるも
のである。位置合わせ孔4の個数は多い程積層材6の位
置ずれを小さく抑えることカfで六るが、位置合わせ孔
4の41カ数が多くなり過ぎると取り付けるかしめピン
5の本数も多くなり過ぎ、作業性が低下することになる
。従って作業性との兼合−で位置合わせ孔4の上限の個
数は適宜設定される。かしめピンの位置が積層材の周辺
7ff巾内に存在するときはピン位−がずれ易くなり、
かしめピンの位置が積[台材の周辺30M巾以上の内側
に存在するときは作業性が低下する。
As mentioned above, the 1rU-material 6゜6・
When performing laminated molding with...
Since the caulking pin 5 is used as an integral part on the side of the laminated material 6, there is no need to use a mold plate with integrally protruding pins as a mold plate for laminated molding, and the mold used Laminated material 6 without plates being identified
This means that the size can be set arbitrarily. As the size of the layered material 6 increases, the positional deviation of each layered material 6 during lamination molding increases. Therefore, in the present invention, each layered material 6 is The number of positioning holes 4 to be provided, that is, the number of caulking pins 5, is set. Therefore, when the size of each laminated material 6 is less than 500 x 5 GG, the number of alignment holes 4 provided in each laminated material 6 is set to less than 10, and the size of each laminated material 6 is less than 500 x 5 GG in length and width. s
oo or more, the number of alignment holes 4 that serve each laminated material 6 is set to 10 or more, and the position of the caulking pin is provided inside the 7-30'n width around the periphery of each laminated material 6. be. When the dimensions of each laminate 6 are as follows, the alignment hole 4
If the number of pieces is smaller than these, the number of pieces caulked by the caulking pins 5 will be small, and it will be difficult to hold each laminated material 6, 6... in the aligned state and perform laminated molding.
Laminated materials 6, 6... The occurrence of misalignment between the laminated materials becomes large. The larger the number of alignment holes 4, the more effective it is to suppress the displacement of the laminated material 6, but if the number of alignment holes 4 is too large, the number of caulking pins 5 to be attached will also be too large. This will reduce work efficiency. Therefore, the upper limit number of alignment holes 4 is appropriately set in consideration of workability. When the position of the caulking pin is within the 7ff width around the laminated material, the pin position is likely to shift,
If the position of the caulking pin is inside the 30M width or more around the base material, work efficiency will decrease.

8を層成形における積層材6である内層コア材l、プリ
プレグ2、外f@材3はそれぞれ101じ寸法に形成さ
れるが、積層材6に設ける位置合わせ孔4の位置は積層
材6のi@部においてほぼ等し力分布になる配列に設定
される。例えば第21ψはsoo x500 flの寸
法の積層材6に8個設けた位置合わせ孔4の配置を示す
ものであるが、位置合わせ孔4の横の間隔寸法i ti
100〜300@11程度に1位置合わせ孔4の碓の間
隔寸法すは100〜300gm程変に、m層材6の端縁
からの位置会わせ孔4の隔離寸法cは7〜309程度に
それぞれ設定されるのがよい、また第3図は510 x
枢510Lnの寸法の積層材6に122個設た位置合わ
せ孔4の配置を示すものであるが、位置合わせ孔4の横
の間隔寸法a及び縦の間隔寸法すはそれぞれioo〜2
QO1lH1程−に、償rH材6の端縁からの位置合わ
せ孔4の隔鵡寸法Cは7〜30n1程度にそれぞれ設定
されるのがよい。
The inner layer core material l, the prepreg 2, and the outer f @ material 3, which are the laminated materials 6 in layer forming 8, are each formed to have the same dimensions. The arrangement is set so that the force distribution is approximately equal in the i@ part. For example, the 21st ψ shows the arrangement of eight alignment holes 4 provided in the laminated material 6 with dimensions soo x 500 fl, but the horizontal interval dimension i ti of the alignment holes 4
The spacing dimension of the alignment holes 4 is changed by about 100 to 300 gm to about 100 to 300 @ 11, and the separation dimension c of the alignment holes 4 from the edge of the m-layer material 6 is about 7 to 309 g. It is better to set each, and in Fig. 3 510 x
This shows the arrangement of 122 positioning holes 4 provided in the laminated material 6 having the dimensions of the pivot 510Ln, and the horizontal distance a and the vertical distance between the positioning holes 4 are ioo to 2, respectively.
It is preferable that the distance C of the alignment hole 4 from the edge of the compensating rH material 6 is set to about 7 to 30n1, respectively.

次に本発明を実施例によって例証する。The invention will now be illustrated by examples.

実施例 厚みQ、 l Wffのガラスクロス基材にエポキシ樹
脂を含浸して150℃、10分の条件で乾燥することに
よって、樹脂金υか約50%のプリプレグを作成した。
EXAMPLE A prepreg of about 50% resin gold was prepared by impregnating a glass cloth base material with a thickness of Q and 1 Wff with an epoxy resin and drying it at 150° C. for 10 minutes.

才だガラスエポキシの岸みQ、 6 flの積層板の両
面に厚み70μの銅箔のエツチングで回路を施した内7
つコア桐を作成した。さらに障み35μの9箔で外1侍
材を作成した。これら内層コア材、プリプレグ、りI[
材をそれぞれ縦横450 X 280絹のサイズに形成
し、これらにそれぞれ第4図に示す配ごで直径が3−1
の8個の位1合わぞ孔を設けた。ここで位9合わせ孔の
横の間隔寸F!: a (:t 210 ms、泣j合
わせ孔の縦の間隔寸法すは1251111、端縁からの
位置合わせ孔の隔離寸q:Cは1.’l flにそれぞ
れ設定した。
70μ thick copper foil etched circuit on both sides of 6 fl laminate board.
I created one core paulownia. Furthermore, I made outer 1 samurai material using 9 foils with a 35μ barrier. These inner layer core materials, prepreg, resin I [
Each piece of material was formed into a silk size of 450 x 280 in length and breadth, and each of these was made into a piece with a diameter of 3-1 with the arrangement shown in Figure 4.
Eight digit 1 grooves were provided. Here, the horizontal spacing of the position 9 alignment holes is F! : a (:t 210 ms, the vertical spacing of the alignment holes was set to 1251111, and the separation dimension of the alignment holes from the edge q:C was set to 1.'l fl.

次に二枚の内層コア材の間に二枚のプリプレグを挾むと
共に各内層コア材の外面に二枚のプリプレグを1ね、さ
らにプリプレグの外側にf!A箔を外層材として重ね(
第1 %(al ) 、これらの各位;d合わせ孔に貫
通して直径が3flのかしめピンを合計8本通し、各か
しめピンの両端をかしめて内1−コア材、プリプレグ、
外層材を位置合わせした状態で一体化したC第1ノル)
)。このように1゛ねてかしめビンでかしめたものを金
型プレート間に挾み、これを積層成形装置によって、1
70℃、40に9/d、2時間の条件で加熱加圧成形し
て多層積層板Aを得た(第5同市))。
Next, two sheets of prepreg are sandwiched between two sheets of inner core material, and two sheets of prepreg are placed on the outer surface of each inner layer core material, and f! Layer A foil as the outer layer material (
1st %(al), each of these parts; d Pass a total of 8 caulking pins with a diameter of 3 fl through the alignment holes, caulk both ends of each caulking pin, and insert the core material, prepreg,
C1 nol integrated with outer layer material aligned)
). The material that has been folded and caulked with a caulking bottle in this way is sandwiched between mold plates, and then it is molded by a laminated molding machine.
The multilayer laminate A was obtained by heat-pressing molding at 70° C., 40° C., 9/d, and 2 hours (No. 5 Doichi)).

比較例 縦横450 yax X 280ツの内層コア材、プリ
プレグ、外層材に役ける位置合わせ孔の個数を6個に設
定してかしめビンによるかしめ箇所を6箇所にし、更に
端縁からの位置合わせ孔の隔蝋寸法Cを5鰭にした他は
、実施例1と同様にして多1−積層板Aを得た。
Comparative example The number of alignment holes for the inner layer core material, prepreg, and outer layer material of 450 yax x 280 pieces in length and width was set to 6, and the number of locations to be caulked with a caulking bottle was set to 6, and the alignment holes from the edge were set to 6. A multi-laminate plate A was obtained in the same manner as in Example 1, except that the interwax dimension C was changed to 5 fins.

上記実施例及び比較例において四枚づつ得た多層積層板
Aにつbて、それぞれの内ノーコアの回路間の位置すれ
を測定した。位置ずれの測定は多層積層板Aを切断して
その断面を顕微碗でm ff1llすることによってお
こなった。結果を次表に示す。
For each of the four multilayer laminates A obtained in the above Examples and Comparative Examples, the positional deviation between the non-core circuits was measured. The positional deviation was measured by cutting the multilayer laminate A and examining its cross section with a microscope bowl. The results are shown in the table below.

前表の@果、実施例のものは比較例のものよりずれの借
を小さくすることができ、また歩留まりを確保するうえ
で不良高は0.21以下にする必要があるところ、実施
列のでは歩留まり不良を0.2%以下に抑えることがで
きるものであった。
As a result of the above table, the deviation of the example can be made smaller than that of the comparative example, and the defective amount needs to be 0.21 or less in order to secure the yield. In this case, the yield defect could be suppressed to 0.2% or less.

〔発明の効果〕〔Effect of the invention〕

上述のように本発明にあ1ては、D1シめ法で各積増材
の位置合わせをした状態で積層成形して多、ld槓噛板
を製造するにあたって力〉しめビンの位置ヲ噴11−材
の周辺7〜30fl巾より内側に設け、且つかしめピン
の数を積層材の大きさが縦横soo x so。
As described above, the present invention has the following feature: When producing a multi-layer ramming board by laminating and molding each stacked material with alignment using the D1 sewage method, the position of the shimbin can be adjusted using force. 11- Provide the number of crimping pins inside the 7-30 fl width of the periphery of the material, and the size of the laminated material is soo x so.

1未満のときは積層材に設ける位置合わせ孔の個数を1
0 (161未負に設定し、また、積層材の大きさが縦
横500 X 500 tx以上のときは積層材に設け
る位置合わせ孔の個数を10個以上に設定し積層材の寸
法が大きくなってもこれに応じた位置合わせ孔の個数、
すなわちかしめビンによるかしめ箇所の増加で積層材の
位置ずれ少なく成形をおこなうことができ、大型プレス
の金やプレートを用いて生産性良く成形をおこなうこと
ができるかしめ法で多層積層板を製造するにあたって、
積層材の位1dずれ少なく成形することができるもので
ある。
If the number is less than 1, the number of alignment holes provided in the laminated material is 1.
0 (161 is set to unnegative, and when the size of the laminated material is 500 x 500 tx or more, the number of alignment holes to be provided in the laminated material is set to 10 or more, and the dimensions of the laminated material become large. Also, the number of alignment holes according to this,
In other words, when manufacturing multilayer laminates using the caulking method, the number of caulking points increased by caulking bins allows for forming with less misalignment of the laminated material, and the use of large press metals and plates allows for highly productive forming. ,
It is possible to form the laminated material with less deviation by 1d.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図(a) (b)はかしめ法で六層の回路構成の積
−板を製造する方法を示す分解断面図と断面図、第2図
、第3図、第4図はそれぞれ積層材に設けた位置合わせ
孔の配置を示す平面図、第5図(a) (blは六層の
回路構成の積層板を夷造する方法を示す分解図と断面図
である。 1は内層コア材、2はプリプレグ、3は外層材、5はか
しめピン、6は積層材である。
Figures 1 (a) and 4 (b) are exploded cross-sectional views and cross-sectional views showing a method of manufacturing a laminate board with a six-layer circuit configuration using the caulking method, and Figures 2, 3, and 4 show laminated materials, respectively. FIG. 5(a) is a plan view showing the arrangement of the alignment holes provided in (1) is an exploded view and a cross-sectional view showing the method of fabricating a laminate with a six-layer circuit configuration. , 2 is a prepreg, 3 is an outer layer material, 5 is a caulking pin, and 6 is a laminated material.

Claims (1)

【特許請求の範囲】[Claims] (1)内層コア材、ボンディング用のプリプレグ、及び
外層材を積層材として重ね、これらの積層材の各端部に
設けた各位置合わせ孔に通したかしめピンで各積層材を
位置合わせした状態で加熱加圧成形することによって多
層積層板を製造するにあたって、かしめピンの位置を積
層材の周辺7〜30mm巾より内側に設け、且つかしめ
ピンの数を積層材の大きさが縦横500×500mm未
満のときは10個未満とし、積層材の大きさが縦横50
0×500mm以上のときは10個以上に設定すること
を特徴とする多層積層板の製造方法。
(1) A state where the inner layer core material, prepreg for bonding, and outer layer material are stacked as a laminate, and each laminate is aligned with a caulking pin passed through each alignment hole provided at each end of these laminates. When manufacturing a multi-layer laminate by heating and pressure forming with If the number is less than 10, the size of the laminated material is 50 mm in length and width.
A method for producing a multilayer laminate, characterized in that when the size is 0 x 500 mm or more, the number is set to 10 or more.
JP61292824A 1986-12-09 1986-12-09 Method for manufacturing multilayer laminate Expired - Lifetime JPH072339B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61292824A JPH072339B2 (en) 1986-12-09 1986-12-09 Method for manufacturing multilayer laminate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61292824A JPH072339B2 (en) 1986-12-09 1986-12-09 Method for manufacturing multilayer laminate

Publications (2)

Publication Number Publication Date
JPS63145005A true JPS63145005A (en) 1988-06-17
JPH072339B2 JPH072339B2 (en) 1995-01-18

Family

ID=17786820

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61292824A Expired - Lifetime JPH072339B2 (en) 1986-12-09 1986-12-09 Method for manufacturing multilayer laminate

Country Status (1)

Country Link
JP (1) JPH072339B2 (en)

Also Published As

Publication number Publication date
JPH072339B2 (en) 1995-01-18

Similar Documents

Publication Publication Date Title
US5482586A (en) Method of manufacturing multilayer printed wiring board
JPS63145005A (en) Manufacture of multilayer laminated board
JPH05343847A (en) Manufacture of multilayer printed wiring board
JPS6154938A (en) Manufacture of multilayer printed board
WO2014109357A1 (en) Method for producing wiring board and laminate with supporting material
JPS6169197A (en) Method and layer structure for producing multilayer printed circuit board
JP2609298B2 (en) Manufacturing method of multilayer laminate
JPS62221528A (en) Manufacture of multilayer laminated plate
KR200168281Y1 (en) Cover board for manufacturing multi-layer board
JP3934826B2 (en) Manufacturing method of multilayer wiring board
TWI377893B (en) Method for making rigid-flex circuit board
JP2000269639A (en) Manufacturing multilayer printed wiring board
KR100331614B1 (en) method of manufacturing multi-layer board
JPH08191033A (en) Manufacturing method of laminated ceramic electronic component
JP2000216543A (en) Manufacture of multilayered printed wiring board
JP3838119B2 (en) Manufacturing method of multilayer printed wiring board
KR20000058333A (en) A fixture and laminating method of multi- layer printed circuit board
KR200240976Y1 (en) A fixture and laminating device of multi-layer PCB
JP3610591B2 (en) Manufacturing method of multilayer printed wiring board
JP2544726B2 (en) Manufacturing method of multilayer printed wiring board
JP3266986B2 (en) Manufacturing method of ceramic multilayer substrate
TWI405524B (en) Circuit board and manufacturing method thereof
JPH09246721A (en) Manufacture of multilayer ceramic substrate
JPS6125547B2 (en)
JP2003008214A (en) Method of manufacturing laminated wiring board