JPS6312936U - - Google Patents
Info
- Publication number
- JPS6312936U JPS6312936U JP1986105753U JP10575386U JPS6312936U JP S6312936 U JPS6312936 U JP S6312936U JP 1986105753 U JP1986105753 U JP 1986105753U JP 10575386 U JP10575386 U JP 10575386U JP S6312936 U JPS6312936 U JP S6312936U
- Authority
- JP
- Japan
- Prior art keywords
- current mirror
- transistors
- current
- mirror circuit
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000010586 diagram Methods 0.000 description 2
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/60—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being bipolar transistors
- H03K17/62—Switching arrangements with several input- output-terminals, e.g. multiplexers, distributors
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
- G05F3/02—Regulating voltage or current
- G05F3/08—Regulating voltage or current wherein the variable is dc
- G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
- G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
- G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
- G05F3/26—Current mirrors
- G05F3/265—Current mirrors using bipolar transistors only
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
- G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
- G05F1/468—Regulating voltage or current wherein the variable actually regulated by the final control device is dc characterised by reference voltage circuitry, e.g. soft start, remote shutdown
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Automation & Control Theory (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Nonlinear Science (AREA)
- Electronic Switches (AREA)
- Amplifiers (AREA)
Description
第1図は本考案のスイツチ回路の一実施例を説
明する為の回路図、第2図はその概要を説明する
為の図である。 1乃至N:スイツチ回路、3:電源端子、4:
接地端子、5:定電流源回路、6:スイツチ、1
0乃至17:電流ミラー回路。
明する為の回路図、第2図はその概要を説明する
為の図である。 1乃至N:スイツチ回路、3:電源端子、4:
接地端子、5:定電流源回路、6:スイツチ、1
0乃至17:電流ミラー回路。
Claims (1)
- バイアス側のトランジスタに定電流が供給され
、(N+1)個の出力段のトランジスタを有する
第1の電流ミラー回路と、該第1の電流ミラー回
路の出力段のトランジスタに電流(ミラー電流)
を供給する第2の電流ミラー回路と、該第2の電
流ミラー回路の出力側のトランジスタに接続され
たN個の第3の電流ミラー回路と、N個の該第3
の電流ミラー回路の夫々のバイアス側のトランジ
スタに接続されたN個の第4の電流ミラー回路と
、N個の該第4の電流ミラー回路のバイアス側の
トランジスタと該第1の電流ミラー回路の出力側
のトランジスタとの夫々接続点に接続されたN個
の入力端子と、該第2の電流ミラー回路の出力側
のトランジスタとN個の該第3の電流ミラー回路
の出力側のトランジスタとの接続点に接続された
出力端子と、N個の該第3の電流ミラー回路を構
成するトランジスタのベース電圧を制御してスイ
ツチ回路を開閉する手段からなるスイツチ回路。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1986105753U JPH0514582Y2 (ja) | 1986-07-10 | 1986-07-10 | |
US07/068,523 US4767979A (en) | 1986-07-10 | 1987-07-01 | Switching circuit device using current mirror circuits |
KR2019870011069U KR900010031Y1 (ko) | 1986-07-10 | 1987-07-07 | 전류 반사회로를 이용한 스위치 회로장치 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1986105753U JPH0514582Y2 (ja) | 1986-07-10 | 1986-07-10 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6312936U true JPS6312936U (ja) | 1988-01-28 |
JPH0514582Y2 JPH0514582Y2 (ja) | 1993-04-19 |
Family
ID=14415995
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1986105753U Expired - Lifetime JPH0514582Y2 (ja) | 1986-07-10 | 1986-07-10 |
Country Status (3)
Country | Link |
---|---|
US (1) | US4767979A (ja) |
JP (1) | JPH0514582Y2 (ja) |
KR (1) | KR900010031Y1 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0635376U (ja) * | 1992-10-20 | 1994-05-10 | 株式会社イナックス | 浮玉締付機 |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5146106A (en) * | 1988-12-09 | 1992-09-08 | Synaptics, Incorporated | CMOS winner-take all circuit with offset adaptation |
US5049758A (en) * | 1988-12-09 | 1991-09-17 | Synaptics, Incorporated | Adaptable CMOS winner-take all circuit |
FR2649505B1 (fr) * | 1989-07-07 | 1991-10-25 | Sgs Thomson Microelectronics | Circuit integre avec oscillateur reglable a frequence independante de la tension d'alimentation |
JP2777742B2 (ja) * | 1990-03-30 | 1998-07-23 | 株式会社小松製作所 | 光通信装置の信号伝送性能評価装置 |
DE4122029C1 (ja) * | 1991-07-03 | 1992-11-26 | Texas Instruments Deutschland Gmbh, 8050 Freising, De | |
SE509882C2 (sv) * | 1995-11-10 | 1999-03-15 | Ericsson Telefon Ab L M | Mottagarkrets innefattande parallella ingångskretsar |
US7504814B2 (en) * | 2006-09-18 | 2009-03-17 | Analog Integrations Corporation | Current generating apparatus and feedback-controlled system utilizing the current generating apparatus |
CN102591392B (zh) * | 2012-02-01 | 2013-11-27 | 深圳创维-Rgb电子有限公司 | 一种低压差线性稳压器及芯片 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56169935A (en) * | 1980-06-03 | 1981-12-26 | Toshiba Corp | Digital-to-analog converting circuit |
US4608530A (en) * | 1984-11-09 | 1986-08-26 | Harris Corporation | Programmable current mirror |
-
1986
- 1986-07-10 JP JP1986105753U patent/JPH0514582Y2/ja not_active Expired - Lifetime
-
1987
- 1987-07-01 US US07/068,523 patent/US4767979A/en not_active Expired - Fee Related
- 1987-07-07 KR KR2019870011069U patent/KR900010031Y1/ko not_active IP Right Cessation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0635376U (ja) * | 1992-10-20 | 1994-05-10 | 株式会社イナックス | 浮玉締付機 |
Also Published As
Publication number | Publication date |
---|---|
JPH0514582Y2 (ja) | 1993-04-19 |
US4767979A (en) | 1988-08-30 |
KR900010031Y1 (ko) | 1990-10-29 |
KR880003554U (ko) | 1988-04-14 |