JPS63127487A - メモリ回路 - Google Patents
メモリ回路Info
- Publication number
- JPS63127487A JPS63127487A JP62139732A JP13973287A JPS63127487A JP S63127487 A JPS63127487 A JP S63127487A JP 62139732 A JP62139732 A JP 62139732A JP 13973287 A JP13973287 A JP 13973287A JP S63127487 A JPS63127487 A JP S63127487A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- control signal
- write
- signal
- write control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Static Random-Access Memory (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62139732A JPS63127487A (ja) | 1987-06-05 | 1987-06-05 | メモリ回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62139732A JPS63127487A (ja) | 1987-06-05 | 1987-06-05 | メモリ回路 |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10915179A Division JPS5634186A (en) | 1979-08-29 | 1979-08-29 | Bipolar memory circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS63127487A true JPS63127487A (ja) | 1988-05-31 |
JPH034999B2 JPH034999B2 (enrdf_load_stackoverflow) | 1991-01-24 |
Family
ID=15252093
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62139732A Granted JPS63127487A (ja) | 1987-06-05 | 1987-06-05 | メモリ回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS63127487A (enrdf_load_stackoverflow) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0380494A (ja) * | 1989-08-22 | 1991-04-05 | Fujitsu Ltd | メモリ素子 |
-
1987
- 1987-06-05 JP JP62139732A patent/JPS63127487A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0380494A (ja) * | 1989-08-22 | 1991-04-05 | Fujitsu Ltd | メモリ素子 |
Also Published As
Publication number | Publication date |
---|---|
JPH034999B2 (enrdf_load_stackoverflow) | 1991-01-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4337523A (en) | Bipolar memory circuit | |
US4970687A (en) | Semiconductor memory device having a timing generator circuit which provides a write pulse signal which has an optional timing relationship with the chip select signal | |
US4665509A (en) | Semiconductor memory device comprising address holding flip-flop | |
US4280198A (en) | Method and circuit arrangement for controlling an integrated semiconductor memory | |
US4965769A (en) | Semiconductor memory capable of high-speed data erasing | |
US4007451A (en) | Method and circuit arrangement for operating a highly integrated monolithic information store | |
US3617772A (en) | Sense amplifier/bit driver for a memory cell | |
GB1334307A (en) | Monolithic memory system | |
US4464735A (en) | Semiconductor memory | |
US5229966A (en) | Current control circuit for dynamic memory | |
JPH0586000B2 (enrdf_load_stackoverflow) | ||
JP2007018584A (ja) | 半導体記憶装置 | |
US4298961A (en) | Bipolar memory circuit | |
JPS63127487A (ja) | メモリ回路 | |
JPH0789437B2 (ja) | 半導体記憶装置 | |
JPH034998B2 (enrdf_load_stackoverflow) | ||
JPS62262295A (ja) | ランダム・アクセス・メモリ | |
JPS619896A (ja) | ランダム・アクセス・メモリ | |
JPS63119094A (ja) | メモリ回路 | |
JPH05259832A (ja) | ホールド型ラッチ回路、及び半導体記憶装置 | |
EP0092062B1 (en) | Voltage balancing circuit for memory systems | |
JPS6150285A (ja) | シリアルメモリ装置 | |
US4484311A (en) | Synchronous sense amplifier | |
JPS6023433B2 (ja) | 半導体ram回路 | |
JPH0381239B2 (enrdf_load_stackoverflow) |