JPS63126935U - - Google Patents
Info
- Publication number
- JPS63126935U JPS63126935U JP1873487U JP1873487U JPS63126935U JP S63126935 U JPS63126935 U JP S63126935U JP 1873487 U JP1873487 U JP 1873487U JP 1873487 U JP1873487 U JP 1873487U JP S63126935 U JPS63126935 U JP S63126935U
- Authority
- JP
- Japan
- Prior art keywords
- buffer memory
- microcomputer
- external storage
- storage device
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 claims description 3
- 125000004122 cyclic group Chemical group 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 3
Description
第１図は本考案の一実施例のブロツク図、第２
図はマイコンの処理フロー図、第３図は演算部の
処理フロー図である。
１…マイコン、２…外部記憶装置、３…書き込
み用バンクアドレス指定レジスタ、４…バツフア
メモリ、５…読み出し用バンクアドレス指定レジ
スタ、６…演算部、７…バンクステータスレジス
タ、８…計数回路、９…起動指令。
Figure 1 is a block diagram of one embodiment of the present invention;
The figure is a process flow diagram of the microcomputer, and FIG. 3 is a process flow diagram of the arithmetic unit. DESCRIPTION OF SYMBOLS 1... Microcomputer, 2... External storage device, 3... Bank address specification register for writing, 4... Buffer memory, 5... Bank address specification register for reading, 6... Arithmetic unit, 7... Bank status register, 8... Counting circuit, 9... Start command.
Claims (1)
するバツフアメモリと、バツフアメモリのデータ
を読み出して演算する演算部と、上記の３者を制
御するマイコン（マイクロコンピユータ）より成
るマイコン応用機器において、バツフアメモリへ
のデータ格納と読み出しを非同期かつ連続して行
なうことを特徴とする循環式バツフアメモリ制御
方式。 In a microcomputer-applied device consisting of an external storage device, a buffer memory that stores data in the external storage device, an arithmetic unit that reads data from the buffer memory and performs calculations, and a microcomputer that controls the above three, A cyclic buffer memory control method characterized by storing and reading data asynchronously and continuously.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1873487U JPS63126935U (en) | 1987-02-13 | 1987-02-13 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1873487U JPS63126935U (en) | 1987-02-13 | 1987-02-13 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS63126935U true JPS63126935U (en) | 1988-08-19 |
Family
ID=30812678
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1873487U Pending JPS63126935U (en) | 1987-02-13 | 1987-02-13 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS63126935U (en) |
-
1987
- 1987-02-13 JP JP1873487U patent/JPS63126935U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS63126935U (en) | ||
| JPH033058U (en) | ||
| JPS63107042U (en) | ||
| JPS6324747U (en) | ||
| JPS64102U (en) | ||
| JPH01144944U (en) | ||
| JPH0280399U (en) | ||
| JPH0393945U (en) | ||
| JPH0214149U (en) | ||
| JPS60158203U (en) | Sequencer | |
| JPS62162760U (en) | ||
| JPS60107896U (en) | Display memory control circuit | |
| JPS6418364U (en) | ||
| JPH0230199U (en) | ||
| JPH022751U (en) | ||
| JPH0273258U (en) | ||
| JPS63118646U (en) | ||
| JPS6349661U (en) | ||
| JPS6389143U (en) | ||
| JPS61164551U (en) | ||
| JPS6290731A (en) | Test supporting system | |
| JPS6413568U (en) | ||
| JPS62110798U (en) | ||
| JPS62175353U (en) | ||
| JPH02133753U (en) |