JPS63118274A - Thermal head driving circuit - Google Patents

Thermal head driving circuit

Info

Publication number
JPS63118274A
JPS63118274A JP26522186A JP26522186A JPS63118274A JP S63118274 A JPS63118274 A JP S63118274A JP 26522186 A JP26522186 A JP 26522186A JP 26522186 A JP26522186 A JP 26522186A JP S63118274 A JPS63118274 A JP S63118274A
Authority
JP
Japan
Prior art keywords
data
line
line data
inputted
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP26522186A
Other languages
Japanese (ja)
Other versions
JP2566136B2 (en
Inventor
Masahiro Koide
小出 雅洋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Instruments Inc
Original Assignee
Seiko Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Instruments Inc filed Critical Seiko Instruments Inc
Priority to JP26522186A priority Critical patent/JP2566136B2/en
Publication of JPS63118274A publication Critical patent/JPS63118274A/en
Application granted granted Critical
Publication of JP2566136B2 publication Critical patent/JP2566136B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • BPERFORMING OPERATIONS; TRANSPORTING
    • B41PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
    • B41JTYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
    • B41J2/00Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed
    • B41J2/315Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by selective application of heat to a heat sensitive printing or impression-transfer material
    • B41J2/32Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by selective application of heat to a heat sensitive printing or impression-transfer material using thermal heads
    • B41J2/35Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by selective application of heat to a heat sensitive printing or impression-transfer material using thermal heads providing current or voltage to the thermal head

Landscapes

  • Electronic Switches (AREA)

Abstract

PURPOSE:To transfer an amount of data corresponding several lines simultaneously required for history-based control, efficiently and at high speed, by combining several shift registers, gates for logical operations on outputs from the shift registers and a signal-switching circuit for changing the flow of data signals. CONSTITUTION:When a signal-switching circuit is in a state (a), the AND of data obtained by inverting (N-2)th line data and (N-1)th line data with N-th line data is logically determined while the data is transferred from the signal- switching circuit 3 to a head. Simultaneously, the (N-1)th line data is inputted to shift registers A, B, whereas the N-th line data is inputted to a shift register C. When the circuit 3 is in a state (b), the AND of data obtained by inverting the (N-1)th line data with the N-th line data is transferred, and the (N-1)th line data is again inputted to the registers A, B, whereas the N-th line data is again inputted to the register C. When the circuit 3 is in a state (c), only the N-th line data is transferred, and the (N-1)th line data is inputted to the register A, whereas the N-th line data is inputted to the register B, and data for the next line is inputted to the register C.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 この発明はサーマル・ライン・ヘッドの駆動回路に関す
る。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a driving circuit for a thermal line head.

〔発明の概要〕[Summary of the invention]

この発明はサーマル・ライン・ヘッドの印字品質を向上
させるために履歴制御を行う際に使われるものであり、
ヘソドヘデータを転送しながら演算処理し、同時に次の
ラインのデータを入力するために、履歴処理に必要な以
前の数ライン分のデータを移動させるものである。
This invention is used to perform history control to improve the printing quality of thermal line heads.
In order to perform arithmetic processing while transferring data to the head and input the next line of data at the same time, the previous several lines of data necessary for history processing are moved.

構成は数本のシフト・レジスタと前車な論理ゲート及び
データ信号の流れを変える信号切り換え回路から成り、
ソフト・ウェアでの演算を供なわないため、極めて高速
でかつ効率良く、履歴処理を供ったデータ転送を提供す
るものである。
The configuration consists of several shift registers, front logic gates, and signal switching circuits that change the flow of data signals.
Since it does not involve calculations using software, it provides extremely high-speed and efficient data transfer with history processing.

(従来の技術〕 従来の履歴制御はnライン前までを見る場合、現在のラ
インと1942分のデータをメモリーに入れておき、ソ
フトウェアにより演算を行いながらヘッドへのデータ転
送とヘッドのill電を複数回行い、その後、次のデー
タを入れるためメモリー中の1942分のデータを移動
させるといった復雑な処理を行っていた。
(Conventional technology) In conventional history control, when looking up to the previous n lines, the current line and 1942 worth of data are stored in memory, and software is used to perform calculations while transferring data to the head and turning on the illumination of the head. This process was repeated multiple times, and then 1,942 worth of data in memory was moved in order to input the next data, a complicated process.

〔発明が解決しようとする問題点〕[Problem that the invention seeks to solve]

従来の方法では演算に非常に時間がかかり、又数ライン
分のデータ移動等処理も複雑なため発熱素子の多いサー
マル・ライン・ヘッドにおいては印字速度を上げる事は
困難であった。
In the conventional method, calculations take a very long time, and processing such as moving data for several lines is complicated, so it is difficult to increase the printing speed in a thermal line head with many heating elements.

〔問題点を解決するための手段〕[Means for solving problems]

前記問題点を解決するため、本発明では数本のシフト・
レジスタと、その出力の論理演算を行うゲート、及びデ
ータ信号の流れを変える13号切り換え回路を組み合わ
せた。
In order to solve the above problems, the present invention provides several shift
It combines a register, a gate that performs logical operations on its output, and a No. 13 switching circuit that changes the flow of data signals.

〔作用〕[Effect]

本発明の回路により、印字させようとする1547分の
データ転送を回路に行えば、後は簡単な信号切り換え回
路の操作により、ソフトウェアの演算処理なしに数ライ
ン前までの履歴処理を行いながら、ヘッドに必要日数分
のデータ転送を行い、同時に数ライン分のデータの移動
と次のラインのデータ入力が行える。
By using the circuit of the present invention, once the 1547 minutes of data to be printed are transferred to the circuit, by simply operating the signal switching circuit, the process can be performed while processing the history up to several lines before without any software calculation processing. Data can be transferred to the head for the required number of days, and data for several lines can be moved and data for the next line can be input at the same time.

〔実施例〕〔Example〕

以下、本発明を図面に基づいて詳細に説明するが、説明
を簡単にするため、2ライン前までの履歴をとる場合を
例として説明する。
Hereinafter, the present invention will be explained in detail based on the drawings, but to simplify the explanation, the case where the history up to two lines before is taken will be explained as an example.

第1図はNライン口を印字する場合のヘッド通電中の変
え方を示したものであり、(N−2)ライン目を印字し
なかった場合は(ア)の期間、(N−1)ライン口を印
字しなかった場合は(イ)の期間、そしてNライン目の
印字分として(つ)の期間を通電する。
Figure 1 shows how to change the head energization when printing the N line opening, and if the (N-2)th line is not printed, the period of (A), (N-1) If the line opening is not printed, electricity is applied for the period (a) and for the period (2) for printing the Nth line.

Nライン目を印字しない場合は(ア)も(イ)も(つ)
も通電しない。又、(N−2)ライン口も(N−1)ラ
イン目も印字せずNライン目を印字する場合は(ア)+
(イ)+(つ)の期間を通電する。
If the Nth line is not printed, (A) and (B) are also (tsu).
It doesn't turn on either. Also, if you want to print the Nth line without printing the (N-2) line opening or the (N-1) line, use (A) +
Power is applied for a period of (a) + (t).

第2図は前記の履歴処理を行ったデータのヘッドへの転
送、データ・ランチ信号、及びヘッド通電パルスのタイ
ミングを示したものである。
FIG. 2 shows the timing of the transfer of data subjected to the history processing to the head, the data launch signal, and the head energizing pulse.

(イ)のデータは(N−2)ライン口を反転させたデー
タと(N−1)ライン目を反転させたデータとNライン
口のデータの論理積をとったもので、ヘッドへのデータ
転送後ランチ信号を出し、1!!歴処理に合わせたヘッ
ド通電パルス(ア)を出力する。(ロ)のデータは(N
−1)ライン目を反転させたデータとNライン目のデー
タの論理積をとったもので、(イ)の通電パルスが対応
する。
The data in (a) is the logical AND of the (N-2) line inverted data, (N-1) line inverted data, and the N line inlet data, and is the data to the head. After transfer, give a lunch signal and 1! ! Outputs a head energization pulse (a) that matches the history processing. The data in (b) is (N
-1) This is the logical product of the inverted data on the line and the data on the Nth line, and corresponds to the energizing pulse in (a).

(ハ)はNライン目のデータそのもので(つ)の通電パ
ルスが対応する。
(C) is the Nth line data itself and corresponds to (3) energizing pulses.

このように3回のデータ転送と通電パルスにより2ライ
ン前までのデータとのHUiji制御を行うわけである
が、データ反転や論理演算、又、3回のデータ転送後、
次のラインのデータを入力するため(N−1)ライン目
とNライン口のデータを移動させる等、ソフトウェアで
処理を行うと極めて時間がかかった。
In this way, three data transfers and energizing pulses perform HUiji control with the data up to two lines before, but after data inversion, logical operations, and three data transfers,
It took an extremely long time to perform processing using software, such as moving data from the (N-1)th line to the Nth line entrance in order to input data for the next line.

第3図は本発明によるデータ転送回路で、2ライン前ま
での履歴をとるならば、3本のシフト・レジスタ(A、
B、C)とそれらの出力を論理演lγするゲート及び(
3号切り換え回路(1,2゜3)から成る。
FIG. 3 shows a data transfer circuit according to the present invention. If the history up to two lines before is recorded, three shift registers (A,
B, C) and a gate that logically performs logic operation lγ on their outputs and (
Consists of No. 3 switching circuit (1, 2°3).

シフト・レジスタ八には(N−2)ライン口のデータが
、シフト・レジスタBには(N−1)ライン目のデータ
が、シフト・レジスタCにはNライン目のデータが入る
ようになっている。
Shift register 8 now contains data from the (N-2) line, shift register B contains data from the (N-1) line, and shift register C contains data from the N-th line. ing.

第4図は動作の説明図であり、信号切り換え回路が(a
)の状態では転送りロックにより(N−2)ライン目を
反転させたデータと(N−1)ライン目を反転させたデ
ータとNライ゛ン目のデータの積が演算処理されながら
、信号切り換え回路3からヘッドへ転送される。同時に
シフト・レジスタA、Bには(N−1)ライン口のデー
タが入り、シフト・レジスタCには、Nライン口のデー
タが入る。
FIG. 4 is an explanatory diagram of the operation, in which the signal switching circuit (a
), due to the transfer lock, the product of the inverted data of the (N-2)th line, the inverted data of the (N-1)th line, and the data of the Nth line is processed, and the signal is The signal is transferred from the switching circuit 3 to the head. At the same time, shift registers A and B receive data from the (N-1) line entrance, and shift register C receives data from the N line entrance.

13号切り換え回路が(b)の状態では(N−1)ライ
ン口を反転させたデータとNライン目のデータの積が転
送され、シフト・レジスタA、  Bには(+1−1)
ライン口のデータが、CにはNライン口のデータが再び
入る。
When the No. 13 switching circuit is in state (b), the product of (N-1) line inverted data and the Nth line data is transferred, and (+1-1) is transferred to shift registers A and B.
The data at the line entrance is entered into C again, and the data at the N line entrance is entered into C again.

信号切り換え回路が(C)の状態ではNライン目のデー
タのみが転送され、シフト・レジスタAには(N−1)
ライン口のデータが、BにはNライン口のデータが、C
には次のラインのデータが入る。
When the signal switching circuit is in state (C), only the Nth line data is transferred, and shift register A has (N-1) data.
The data at the line entrance is in B, the data at the N line entrance is in C, and the data at the N line entrance is in B.
contains the data for the next line.

つまり、1ライン分のデータをこの回路に送ってやれば
、信号切り換え回路の操作のみでB歴処理されたデータ
が必要回数分出力され、同時に順歴制?)Uに必要な数
ライン分のデータの移動が効率良く、高速に行える。
In other words, if you send one line of data to this circuit, the B-history processed data will be output the required number of times just by operating the signal switching circuit. ) Data for several lines required for U can be moved efficiently and at high speed.

第5図は、図3を拡張したものであり、(n −1)ラ
イン前までの履歴を見る回路の例である。
FIG. 5 is an expanded version of FIG. 3, and is an example of a circuit that checks the history up to (n-1) lines before.

基本動作は同様に行え、何ラインでも拡張できる事を示
したものである。
This shows that the basic operations can be performed in the same way and can be extended to any number of lines.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は履歴制御の方法、第2図はサーマル・ライン・
ヘッドの駆動タイミング、第3図は本発明の回路の一例
、第4図はその動作説明図、第5図は本発明の拡張性を
示したものである。 A、B、C・・・シフト・レジスタ 1.2.3・・・信号切り換え回路 以上 ○○ N−1つイン目    ○  ○ ○○ N ライン目      ○  ○ 履歴制#p万池E示しに説明図 第1図 サーマルラインへ・ソドの駈中カタイミン7゛説σ月図
第2図 第4図・(δ) 本発明作?lI7を兇明図 第4図(b、) 木屑5σ月を乍tIJ寥紀θ月図 第4図<C)
Figure 1 shows the history control method, Figure 2 shows the thermal line
3 shows an example of the circuit of the present invention, FIG. 4 is an explanatory diagram of its operation, and FIG. 5 shows the extensibility of the present invention. A, B, C...Shift register 1.2.3...Signal switching circuit and above ○○ N-1st in ○ ○ ○○ Nth line ○ ○ History system #p ManchiE explanation as shown Figure 1 To the thermal line - Sodo's cantering Kataimin 7゛ theory σ Moon diagram Figure 2 Figure 4 (δ) Invented work? Figure 4 (b,) Figure 4 (b,) Figure 4 (b,) Figure 4 (b,) Figure 4 (b,) Figure 4 (b,) Figure 4 (b,)

Claims (1)

【特許請求の範囲】[Claims] 複数のシフト・レジスタとその出力の論理演算を行うゲ
ート及びデータ信号の流れを変える信号切り換え回路か
ら成り、サーマル・ライン・ヘッドへ数ライン前からの
データと履歴処理を行いながら、前記サーマル・ライン
・ヘッドにデータ転送を行い、同時に次のラインのデー
タを入力するために、履歴処理に必要な以前の数ライン
分のデータを移動させるようにしたサーマル・ヘッドの
駆動回路。
It consists of multiple shift registers, gates that perform logical operations on their outputs, and signal switching circuits that change the flow of data signals. - A thermal head drive circuit that transfers data to the head and simultaneously moves the previous several lines of data necessary for history processing in order to input the next line of data.
JP26522186A 1986-11-07 1986-11-07 Thermal head drive circuit Expired - Lifetime JP2566136B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP26522186A JP2566136B2 (en) 1986-11-07 1986-11-07 Thermal head drive circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP26522186A JP2566136B2 (en) 1986-11-07 1986-11-07 Thermal head drive circuit

Publications (2)

Publication Number Publication Date
JPS63118274A true JPS63118274A (en) 1988-05-23
JP2566136B2 JP2566136B2 (en) 1996-12-25

Family

ID=17414205

Family Applications (1)

Application Number Title Priority Date Filing Date
JP26522186A Expired - Lifetime JP2566136B2 (en) 1986-11-07 1986-11-07 Thermal head drive circuit

Country Status (1)

Country Link
JP (1) JP2566136B2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63278870A (en) * 1987-05-11 1988-11-16 Tokyo Electric Co Ltd Thermal printer
JPH0355269A (en) * 1989-04-05 1991-03-11 Matsushita Electric Ind Co Ltd Thermal line printer
JPH0494646U (en) * 1991-01-09 1992-08-17

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63278870A (en) * 1987-05-11 1988-11-16 Tokyo Electric Co Ltd Thermal printer
JPH0355269A (en) * 1989-04-05 1991-03-11 Matsushita Electric Ind Co Ltd Thermal line printer
JPH0494646U (en) * 1991-01-09 1992-08-17

Also Published As

Publication number Publication date
JP2566136B2 (en) 1996-12-25

Similar Documents

Publication Publication Date Title
US5682175A (en) Data driver generating two sets of sampling signals for sequential-sampling mode and simultaneous-sampling mode
US4645944A (en) MOS register for selecting among various data inputs
US4574394A (en) Pipeline processor
JPH03105791A (en) Asynchronous/synchronous pipe line dual mode memory access circuit
US5732233A (en) High speed pipeline method and apparatus
JPH0337715A (en) Bit order inverting circuit
JPS63118274A (en) Thermal head driving circuit
US4387294A (en) Shift register-latch circuit driven by clocks with half cycle phase deviation and usable with a serial alu
US5813040A (en) Write controller for a CAM-based switch with lineraly searchable memory utilizing hardware-encoded status tags to indicate avaliablity of each memory location for writing
JPH0331564Y2 (en)
JPH08110766A (en) Driving device
JP3237133B2 (en) Thermal printer
US5191654A (en) Microprocessor for high speed data processing
SU1359782A1 (en) Homogeneous computing structure module
JPS61295754A (en) Thermal head
US3222536A (en) Time-controlled logical circuit
JPH09101889A (en) Arithmetic unit for pipeline
JPH07266600A (en) Thermal head drive circuit, thermal head and printing device
SU382146A1 (en) DEVICE FOR SHIFT NUMBERS
JP2601183Y2 (en) Image forming device
SU454548A1 (en) Node for sorting information
SU692091A1 (en) Reversible n-digit pulse counter
JPH04298362A (en) Printing control circuit of printer
JPH037425A (en) Programmable logic array
JPH0434864B2 (en)

Legal Events

Date Code Title Description
S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

EXPY Cancellation because of completion of term