JPS63113380U - - Google Patents

Info

Publication number
JPS63113380U
JPS63113380U JP385987U JP385987U JPS63113380U JP S63113380 U JPS63113380 U JP S63113380U JP 385987 U JP385987 U JP 385987U JP 385987 U JP385987 U JP 385987U JP S63113380 U JPS63113380 U JP S63113380U
Authority
JP
Japan
Prior art keywords
demodulation circuit
circuit
reactance element
variable reactance
demodulation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP385987U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP385987U priority Critical patent/JPS63113380U/ja
Publication of JPS63113380U publication Critical patent/JPS63113380U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Television Receiver Circuits (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本考案のテレビジヨン受像機のFM復
調回路の概略構成を示すブロツク図、第2図及び
第6図ならびに第7図は動作説明用の特性例図、
第3図はテレビジヨン受像機のFM復調回路の一
実施例の回路図、第4図は従来のテレビジヨン受
像機のFM復調回路の一例構成を示すブロツク図
、第5図は既提案のテレビジヨン受像機のFM復
調回路の一例構成を示すブロツク図である。 1……入力端子、2……FM復調回路、3……
同調回路、4……制御回路、LPF……低域通過
濾波器、C1〜C5,Cp1〜Cp3……コンデ
ンサ、L……コイル、Cv,Cv2……可変容量
ダイオード、R1〜R5……抵抗、5……出力端
子、6……1次巻線、7……2次巻線、T,Ti
,Tiv……入力トランス。
FIG. 1 is a block diagram showing the schematic configuration of the FM demodulation circuit of the television receiver of the present invention; FIGS. 2, 6, and 7 are characteristic diagrams for explaining the operation;
Fig. 3 is a circuit diagram of an embodiment of an FM demodulation circuit of a television receiver, Fig. 4 is a block diagram showing an example configuration of an FM demodulation circuit of a conventional television receiver, and Fig. 5 is a circuit diagram of an example of an FM demodulation circuit of a conventional television receiver. 1 is a block diagram showing an example configuration of an FM demodulation circuit of a television receiver. 1...Input terminal, 2...FM demodulation circuit, 3...
Tuning circuit, 4... Control circuit, LPF... Low pass filter, C1 to C5, Cp1 to Cp3... Capacitor, L... Coil, Cv, Cv2... Variable capacitance diode, R1 to R5... Resistor, 5...Output terminal, 6...Primary winding, 7...Secondary winding, T, Ti
, Tiv...Input transformer.

Claims (1)

【実用新案登録請求の範囲】 1 少くとも1個の可変リアクタンス素子を含ん
でいるとともに、FM復調中心周波数を決定しう
るように構成されている同調回路を備えているF
M復調回路における前記した同調回路の可変リア
クタンス素子に、FM復調回路から出力された復
調信号を低域通過濾波器に与えて得た直流成分を
制御信号として供給するとともに、前記した直流
成分よりなる制御信号を前記したFM復調回路に
おける入力トランスにおける同調素子として設け
た可変リアクタンス素子にも供給するようにした
テレビジヨン受像機のFM復調回路。 2 可変リアクタンス素子として可変容量ダイオ
ードを用いてなる実用新案登録請求の範囲第1項
に記載のテレビジヨン受像機のFM復調回路。
[Claims for Utility Model Registration] 1. An F comprising at least one variable reactance element and a tuning circuit configured to determine the center frequency of FM demodulation.
The DC component obtained by applying the demodulated signal output from the FM demodulation circuit to a low-pass filter is supplied as a control signal to the variable reactance element of the above-mentioned tuning circuit in the M demodulation circuit. An FM demodulation circuit for a television receiver, wherein a control signal is also supplied to a variable reactance element provided as a tuning element in an input transformer in the FM demodulation circuit. 2. An FM demodulation circuit for a television receiver according to claim 1, which uses a variable capacitance diode as a variable reactance element.
JP385987U 1987-01-14 1987-01-14 Pending JPS63113380U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP385987U JPS63113380U (en) 1987-01-14 1987-01-14

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP385987U JPS63113380U (en) 1987-01-14 1987-01-14

Publications (1)

Publication Number Publication Date
JPS63113380U true JPS63113380U (en) 1988-07-21

Family

ID=30784006

Family Applications (1)

Application Number Title Priority Date Filing Date
JP385987U Pending JPS63113380U (en) 1987-01-14 1987-01-14

Country Status (1)

Country Link
JP (1) JPS63113380U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101674507A (en) * 2009-09-25 2010-03-17 潍坊安晶电子有限公司 Electroacoustic component

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101674507A (en) * 2009-09-25 2010-03-17 潍坊安晶电子有限公司 Electroacoustic component

Similar Documents

Publication Publication Date Title
JPS63113380U (en)
US4227156A (en) Circuit for at least two frequencies
JPS622832Y2 (en)
JPH0434574Y2 (en)
JPS5926711Y2 (en) filter circuit
JPS6336743Y2 (en)
JPH01129911U (en)
JPS6133733Y2 (en)
JPS6295333U (en)
JPH0136357Y2 (en)
JPS6428017U (en)
JPH01153733U (en)
JPS59195853U (en) Pilot signal cancel circuit
JPS62183415U (en)
JPS62198730U (en)
JPS5882052U (en) Tuner output circuit
JPH02128436U (en)
JPS5840955U (en) Tuner device
JPS59183048U (en) Receiver input circuit
JPS59104643U (en) AM receiver
JPS6074335U (en) AFC circuit of radio receiver
JPH0277926U (en)
JPS6181237U (en)
JPS61126633U (en)
JPS6017022U (en) Branching circuit