JPS63109549A - For finding system memory destruction of data processing system - Google Patents
For finding system memory destruction of data processing systemInfo
- Publication number
- JPS63109549A JPS63109549A JP61257320A JP25732086A JPS63109549A JP S63109549 A JPS63109549 A JP S63109549A JP 61257320 A JP61257320 A JP 61257320A JP 25732086 A JP25732086 A JP 25732086A JP S63109549 A JPS63109549 A JP S63109549A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- destruction
- data
- memory destruction
- data processing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000006378 damage Effects 0.000 title abstract description 10
- 238000001514 detection method Methods 0.000 claims abstract description 8
- 238000012544 monitoring process Methods 0.000 claims description 17
- 238000000034 method Methods 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 201000004384 Alopecia Diseases 0.000 description 1
- 230000003676 hair loss Effects 0.000 description 1
Landscapes
- Debugging And Monitoring (AREA)
Abstract
Description
【発明の詳細な説明】
〔産業上の利用分野〕
本発明はデータ処理システムのメモリ破壊発見方式に関
し、特にプログラムバグ等によってメモリの記憶内容が
破壊されたときのデバグ手段に関する。DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a method for detecting memory corruption in a data processing system, and more particularly to a debugging means when the contents of a memory are corrupted due to a program bug or the like.
従来、この種のデバグ手段は、パネル等にデバグモード
として命令のオペランドアドレス−数機能があったが、
小型のシステムにおいては無い場合が多い。Conventionally, this type of debugging means had a debugging mode on a panel, etc., with an instruction operand address-number function.
This is often absent in small systems.
上述したように命令のオペランドアドレス−数機能の無
いシステムにおいて、プロゲラl\のハゲ等によってメ
モリが破壊された場合、一般に命令ステップがかなり進
ん、だあと、あるいは多くのf−r象が発生したあとシ
ステムダウンとなる。このとき、メモリダンプを採って
問題点の解析を行うが、上述のようにメモリ破壊からか
なり時間がたっているため、問題解析が容易でないとい
う欠点があった。As mentioned above, in a system without an instruction operand address/number function, if the memory is destroyed due to something like Progera's baldness, generally the instruction step has progressed considerably, or many f-r events occur. Then the system will go down. At this time, a memory dump is taken to analyze the problem, but as mentioned above, since a considerable amount of time has passed since the memory was destroyed, problem analysis is not easy.
本発明の目的は、簡単な方式により上記欠点を除去し問
題解析を容易ならしめるデータ処理システムのメモリ破
壊発見方式を提供することにある。SUMMARY OF THE INVENTION An object of the present invention is to provide a memory corruption detection method for a data processing system that eliminates the above-mentioned drawbacks and facilitates problem analysis using a simple method.
本発明のデータ処理システムのメモリ破壊発見方式の構
成は、データ処理システムにおいて、非同期に発生する
事象を検出する事象検出手段と、あらかじめ設定された
メモリのアドレスおよびデータを前記事象発生時に監視
するメモリ破壊監視手段と、前記メモリ破壊監視手段に
監視対象の前記メモリのアドレスおよびデータを設定す
る監視データ設定手段と、前記メモリ破壊監視手段によ
って前記メモリのアドレスおよびデータの一致がおきた
ときデータ処理システムを停止させるシステム停止手段
とを含んで構成される。The configuration of the memory corruption detection method of the data processing system of the present invention includes, in the data processing system, an event detection means for detecting an event that occurs asynchronously, and a preset memory address and data that are monitored when the event occurs. memory corruption monitoring means; monitoring data setting means for setting the address and data of the memory to be monitored in the memory corruption monitoring means; and data processing when the memory address and data match by the memory corruption monitoring means. The system includes a system stop means for stopping the system.
次に、本発明について図面を参照して説明する。 Next, the present invention will be explained with reference to the drawings.
第1図は本発明の一実施例のブロック図である。 第1
図を参照すると、本発明の一実施例は、事象検出手段1
と、メモリ破壊監視手段2と、監視データ設定手段3と
、システム停止手段4とから構成されている。FIG. 1 is a block diagram of one embodiment of the present invention. 1st
Referring to the figure, one embodiment of the present invention includes event detection means 1
, memory corruption monitoring means 2 , monitoring data setting means 3 , and system stopping means 4 .
次に、本発明の動作について図面を参照して説明する。Next, the operation of the present invention will be explained with reference to the drawings.
システムダウンとなった場合、メモリダンプを採って解
析することは上述したが、このシステムダウンがメモリ
破壊に起因するものであれば、メモリダンプによって少
なくともメモリの破壊と破壊データアドレスだけは分か
る。一般に、このメモリダンプによって原因が判明しな
いときは、再現テストを行っている。本実施例によると
、この再現テストのときに、監視データ設定手段3によ
って、あらかじめダンプ結果から予測されたメモリの破
壊アドレス及び破壊データを設定しておく。システム運
転中に発生した各事象は、事象検出手段1によって検出
されメモリ破壊監視手段2が起動される。メモリ破壊監
視手段2は、あらかじめ設定されたアドレスとデータか
らメモリ破壊の監視を行う。メモリ破壊が発生してない
ときは、再びシステムの通常運転に戻し、メモリ破壊が
発生したときは、システム停止手段4を起動してシステ
ムの運転を停止する。As mentioned above, when a system goes down, a memory dump is taken and analyzed, but if this system down is due to memory corruption, at least the memory corruption and the corrupted data address can be known from the memory dump. Generally, if the cause cannot be determined from this memory dump, a reproduction test is performed. According to this embodiment, during this reproduction test, the memory corruption address and destruction data predicted from the dump results are set in advance by the monitoring data setting means 3. Each event that occurs during system operation is detected by the event detection means 1, and the memory corruption monitoring means 2 is activated. The memory corruption monitoring means 2 monitors memory corruption from preset addresses and data. When no memory corruption has occurred, the system is returned to normal operation, and when memory corruption has occurred, the system stop means 4 is activated to stop the system operation.
以上説明したように本発明は、メモリ破壊時に早急にシ
ステムを停止させることにより、このときのメモリダン
プによって容易に問題点の解明ができるという効果があ
る。As described above, the present invention has the advantage that by immediately stopping the system when memory is destroyed, problems can be easily solved by performing a memory dump at this time.
第1図は本発明の一実施例のブロック図である。
1・・・事象検出手段、2・・・メモリ破壊監視手段、
3・・・監視データ設定手段、4・・・システム停止手
段。
、〈≧
鹸1−一FIG. 1 is a block diagram of one embodiment of the present invention. 1...Event detection means, 2...Memory corruption monitoring means,
3...Monitoring data setting means, 4...System stopping means. ,〈≧ Ken1-1
Claims (1)
検出する事象検出手段と、あらかじめ設定されたメモリ
のアドレスおよびデータを前記事象発生時に監視するメ
モリ破壊監視手段と、前記メモリ破壊監視手段に監視対
象の前記メモリのアドレスおよびデータを設定する監視
データ設定手段と、前記メモリ破壊監視手段によって前
記メモリのアドレスおよびデータの一致がおきたときデ
ータ処理システムを停止させるシステム停止手段とを含
んで構成されることを特徴とするデータ処理システムの
メモリ破壊発見方式。In a data processing system, an event detection means for detecting an event that occurs asynchronously, a memory corruption monitoring means for monitoring a preset memory address and data when the event occurs, and a memory corruption monitoring means for detecting an event to be monitored by the memory corruption monitoring means. The system may include a monitoring data setting means for setting the memory address and data, and a system stopping means for stopping the data processing system when the memory corruption monitoring means matches the memory address and data. A method for detecting memory corruption in data processing systems characterized by the following.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61257320A JPS63109549A (en) | 1986-10-28 | 1986-10-28 | For finding system memory destruction of data processing system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61257320A JPS63109549A (en) | 1986-10-28 | 1986-10-28 | For finding system memory destruction of data processing system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS63109549A true JPS63109549A (en) | 1988-05-14 |
Family
ID=17304721
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP61257320A Pending JPS63109549A (en) | 1986-10-28 | 1986-10-28 | For finding system memory destruction of data processing system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS63109549A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007267535A (en) * | 2006-03-29 | 2007-10-11 | Mitsubishi Electric Corp | Rotary electric machine |
-
1986
- 1986-10-28 JP JP61257320A patent/JPS63109549A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007267535A (en) * | 2006-03-29 | 2007-10-11 | Mitsubishi Electric Corp | Rotary electric machine |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20030074605A1 (en) | Computer system and method for program execution monitoring in computer system | |
JPS63109549A (en) | For finding system memory destruction of data processing system | |
JPH05224998A (en) | Fault detecting system for application task | |
JPS62139050A (en) | Instruction test system by control of maintenance and diagnosis processor | |
JP3028836B2 (en) | Arithmetic processing system | |
JPH0581051A (en) | Resource destruction supervisory system | |
JPH02207347A (en) | Method for detecting fault of software | |
JPH06250889A (en) | Fault processing system in data processing system | |
JPS59221754A (en) | Debug system | |
JPH0619744A (en) | Operation monitoring system for multiprocessor system | |
JPH0469744A (en) | Runaway detector for microcomputer | |
JPS6162943A (en) | Method for inspecting information processor | |
JPS6162945A (en) | Method for inspecting information processor | |
JPH0750445B2 (en) | Program debugging method | |
JPS61168054A (en) | System for inspecting information processor | |
JPS63226745A (en) | Processor system | |
JPH0239251A (en) | Collection/display system for trouble information | |
JPS59211152A (en) | Branching origin memory system of digital computer | |
JPS581895A (en) | Detecting method for breakdown of memory contents | |
JPH0210442A (en) | Break point instruction control system | |
JPS60254251A (en) | Debug system | |
JPH0764805A (en) | Real-time multitask system | |
JPS60171544A (en) | Self-diagnosis device for abnormality of computer system | |
JPH01243151A (en) | Program control system | |
JPS6162942A (en) | Inspection system of information processor |