JPS63109518A - Duplicated clock supply circuit - Google Patents

Duplicated clock supply circuit

Info

Publication number
JPS63109518A
JPS63109518A JP25718686A JP25718686A JPS63109518A JP S63109518 A JPS63109518 A JP S63109518A JP 25718686 A JP25718686 A JP 25718686A JP 25718686 A JP25718686 A JP 25718686A JP S63109518 A JPS63109518 A JP S63109518A
Authority
JP
Japan
Prior art keywords
clock
clock generator
switch
detector
standby
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP25718686A
Other languages
Japanese (ja)
Inventor
Kenji Kobayashi
憲司 小林
Hiroshi Tsurumaki
鶴巻 博
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
NEC Engineering Ltd
Original Assignee
NEC Corp
NEC Engineering Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, NEC Engineering Ltd filed Critical NEC Corp
Priority to JP25718686A priority Critical patent/JPS63109518A/en
Publication of JPS63109518A publication Critical patent/JPS63109518A/en
Pending legal-status Critical Current

Links

Landscapes

  • Detection And Prevention Of Errors In Transmission (AREA)

Abstract

PURPOSE:To obtain an inexpensive duplicated clock with high reliability and quality by providing a detector detecting the occurrence of intermission of an active clock and a switch using a control signal from the detector so as to switch the active clock outputted also to a standby output terminal into the standby clock. CONSTITUTION:A clock generated from an active clock generator 1 is sent from an output terminal 5 and also supplied to a detector 3 as a branched output. The detector 3 detect and decides the presence of the clock from the active clock generator 1 to activate a switch 4. The switch 4 is thrown to the position shown in solid lines in the presence of the clock from the active clock generator 1, and the clock from the active clock generator 1 is sent also to the standby output terminal 6. If the clock intermission from the active clock generator 1 is detected, the detector 3 supplies the control signal (d) to throw the switch 4 to the position shown in broken lines so as to allow the switch 4 to switch the clock from the standby clock generator 2 to the standby output terminal 6.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は二重化クロック供給回路に関し、特に現用側/
′予備側クロックの位相が同位相のクロックを送出する
二重化クロック供給回路に関する。
[Detailed Description of the Invention] [Industrial Application Field] The present invention relates to a duplex clock supply circuit, and particularly to a dual clock supply circuit.
'This invention relates to a duplex clock supply circuit that sends out a clock having the same phase as the backup clock.

〔従来の技術〕[Conventional technology]

従来、この種の二重化クロック供給回路は、現用側/予
備側のクロックの位相を一致させるため、予備側は電圧
制御型発振器1位相比較器から成る位相同期回路を使用
していた。
Conventionally, in this type of duplex clock supply circuit, in order to match the phases of clocks on the working side and the standby side, the standby side has used a phase synchronization circuit consisting of a voltage-controlled oscillator and a single phase comparator.

第2図は従来の二重化クロック供給回路の一例を示すブ
ロック図である。
FIG. 2 is a block diagram showing an example of a conventional duplex clock supply circuit.

同図において従来の二重化クロック供給回路は、現用側
独立発振型クロック発生器7と、予備側従属同期型クロ
ック発生器8と、位相比較器つと、現用側、予備側出力
端子10.11とから構成されている。
In the figure, the conventional duplex clock supply circuit consists of a working side independent oscillation type clock generator 7, a protection side dependent synchronous clock generator 8, a phase comparator, and working side and protection side output terminals 10 and 11. It is configured.

次に、本例の動作について説明する。Next, the operation of this example will be explained.

現用側独立発振型クロック発生器7から発生するクロッ
クは、現用側出力端子10へ送出され、同時に位相比較
器9へ送出される。位相比較器9は、現用側独立発振型
クロック発生器7と予備側従属同期型クロック発生器8
とからの出力クロックを受け、これら両川力タロックの
位相差を検出すれば、予備側従属同期型クロック発生器
8への位相同期用制御電圧Vを発生する。位相比較器9
からの位相同期用制御電圧■を受けた予備側従属同期型
クロック発生器8は、現用側独立発振型クロック発生器
7と位相同期したクロックを発生し、このクロックを予
備側出力端子11へ送出する。
A clock generated from the working side independent oscillation type clock generator 7 is sent to the working side output terminal 10 and simultaneously sent to the phase comparator 9. The phase comparator 9 includes a working side independent oscillation type clock generator 7 and a protection side dependent synchronous type clock generator 8.
By receiving the output clock from and detecting the phase difference between these clocks, a control voltage V for phase synchronization to the standby slave synchronization type clock generator 8 is generated. Phase comparator 9
The protection side slave synchronization type clock generator 8 which receives the phase synchronization control voltage ■ from the active side independent oscillation type clock generator 7 generates a clock that is phase synchronized with the active side independent oscillation type clock generator 7, and sends this clock to the protection side output terminal 11. do.

〔発明が解決しようとする問題点〕[Problem that the invention seeks to solve]

上述した従来の二重化クロック供給回路は、現用側のク
ロック発生器と予備側のクロック発生器とは独立になっ
ているので、常時、予備側のクロックを現用側のクロッ
クに同期させるための位相比較器と予備側のクロック発
生器内に同期制御回路とを必要とし、全体として回路構
成上高価で複雑になりクロックとしての信頼性品質の低
下を招く欠点がある。
In the conventional duplex clock supply circuit described above, the clock generator on the working side and the clock generator on the protection side are independent, so phase comparison is always required to synchronize the clock on the protection side with the clock on the working side. This method requires a synchronization control circuit in the clock generator and the standby clock generator, and the overall circuit configuration is expensive and complicated, resulting in a deterioration in the reliability and quality of the clock.

〔問題点を解決するための手段〕[Means for solving problems]

本発明の二重化クロック供給回路は、現用側クロックを
発生する現用側クロック発生器と予備側クロックを発生
する予備側クロック発生器とを有する二重化クロック供
給回路において、前記現用側クロックの発生器を検出す
る検出器と、前記検出器からの制御信号によって予備側
出力端子にも出力している前記現用側クロックを前記予
備側クロックに切替える切替器とを備えている。
The duplex clock supply circuit of the present invention detects the generator of the working clock in the duplex clock supply circuit having a working clock generator that generates a working clock and a protection clock generator that generates a protection clock. and a switch that switches the working clock, which is also output to the backup output terminal, to the backup clock in response to a control signal from the detector.

〔実施例〕〔Example〕

次に、本発明の実施例について図面を9旧して説明する
Next, embodiments of the present invention will be described with reference to the drawings.

第1図は本発明の一実施例を示すブロック図である。FIG. 1 is a block diagram showing one embodiment of the present invention.

同図において本実施例は、現用側、予備側クロック発生
器1,2と現用側クロック発生器1からの出力クロック
の断を検出し、制御信号dを出力する検出器3と、制御
信号dによって制御される切替器4と、現用側、予備側
出力端子5,6とから構成されている。
In the same figure, the present embodiment includes a detector 3 that detects disconnection of the output clock from the working and standby clock generators 1 and 2 and the working clock generator 1 and outputs a control signal d; It is composed of a switching device 4 controlled by a switch 4, and output terminals 5 and 6 on the active side and standby side.

次に、本実施例の動作について説明する。Next, the operation of this embodiment will be explained.

現用側クロック発生器1で発生されたクロックは、出力
端子5から送出されると同時に、分岐出力として検出器
3へ送出される。検出器3は、入力である現用側クロッ
ク発生器1からのクロックの有無を検出・判定し、切替
器4を作動させるものである。
The clock generated by the active clock generator 1 is sent out from the output terminal 5 and at the same time is sent out to the detector 3 as a branch output. The detector 3 detects and determines the presence or absence of a clock from the active clock generator 1 as an input, and operates the switch 4.

現用側クロック発生器1からのクロック有の場合には、
切替器4は第1図に示すように実線の状態で、現用側ク
ロック発生器1からのクロックは予備側出力端子6にも
送出される。
If there is a clock from the working side clock generator 1,
The switch 4 is in the solid line state as shown in FIG. 1, and the clock from the working clock generator 1 is also sent to the standby output terminal 6.

もし、現用側クロック発生器1からのクロック断が検出
された場合には、検出器3は制御信号dの送出によって
予備側クロック発生器2からのクロックを予備側出力端
子6に送出するよう切替器4を破線に示すように作動さ
せる。
If a clock disconnection from the working clock generator 1 is detected, the detector 3 switches to send the clock from the protection clock generator 2 to the protection output terminal 6 by sending the control signal d. The device 4 is operated as shown by the broken line.

〔発明の効果〕〔Effect of the invention〕

以上説明したように本発明は、予備側クロック発生器に
従来の二重化クロック供給回路に使用しているような同
期に必要な高価で、複雑な回路構成の従属同期型クロッ
ク発生器を必要とせず、現用側クロック発生器と同一の
ものを使用することができ、現用側クロック発生器から
のクロックの有無を検出する検出器を使用することによ
り、予備側のクロックの品質低下を招く位相比較器を必
要としないので、従来より低価格で信頼性品質の高い二
重化クロックを供給できる効果がある。
As explained above, the present invention does not require an expensive and complicated slave synchronous clock generator for synchronization, which is used in conventional duplex clock supply circuits, for the backup side clock generator. , a phase comparator that can use the same clock generator as the working side clock generator, and by using a detector that detects the presence or absence of the clock from the working side clock generator, the quality of the standby side clock will deteriorate. Since this method does not require a dual clock, it is possible to supply a duplex clock with higher reliability and quality at a lower cost than before.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の一実施例を示すブロック図、第2図は
従来の二重化クロック供給回路の一例を示すブロック図
である。 1・・・現用側クロック発生器、2・・・予備側クロッ
ク発生器、3・・・検出器、4・・・切替器、5・・・
現用側出力端子、6・・・予備側出力端子、7・・・現
用側独立発振型クロック発生器、8・・・予備側従属同
期型クロック発生器、9・・・位相比較器、10・・・
現用側出力端子、11・・・予備側出力端子。
FIG. 1 is a block diagram showing an embodiment of the present invention, and FIG. 2 is a block diagram showing an example of a conventional duplex clock supply circuit. DESCRIPTION OF SYMBOLS 1... Working side clock generator, 2... Standby side clock generator, 3... Detector, 4... Switching device, 5...
Working side output terminal, 6... Standby side output terminal, 7... Working side independent oscillation type clock generator, 8... Standby side dependent synchronous type clock generator, 9... Phase comparator, 10.・・・
Working side output terminal, 11... Standby side output terminal.

Claims (1)

【特許請求の範囲】[Claims] 現用側クロックを発生する現用側クロック発生器と予備
側クロックを発生する予備側クロック発生器とを有する
二重化クロック供給回路において、前記現用側クロック
の発生断を検出する検出器と、前記検出器からの制御信
号によつて予備側出力端子にも出力している前記現用側
クロックを前記予備側クロックに切替える切替器とを備
えることを特徴とする二重化クロック供給回路。
In a duplex clock supply circuit having a working side clock generator that generates a working side clock and a protection side clock generator that generates a protection side clock, a detector for detecting generation interruption of the working side clock; a switch for switching the working clock, which is also output to a backup output terminal, to the backup clock according to a control signal of the dual clock supply circuit.
JP25718686A 1986-10-28 1986-10-28 Duplicated clock supply circuit Pending JPS63109518A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP25718686A JPS63109518A (en) 1986-10-28 1986-10-28 Duplicated clock supply circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP25718686A JPS63109518A (en) 1986-10-28 1986-10-28 Duplicated clock supply circuit

Publications (1)

Publication Number Publication Date
JPS63109518A true JPS63109518A (en) 1988-05-14

Family

ID=17302873

Family Applications (1)

Application Number Title Priority Date Filing Date
JP25718686A Pending JPS63109518A (en) 1986-10-28 1986-10-28 Duplicated clock supply circuit

Country Status (1)

Country Link
JP (1) JPS63109518A (en)

Similar Documents

Publication Publication Date Title
US4588900A (en) Inverter control system
JPS63109518A (en) Duplicated clock supply circuit
JPS6334659B2 (en)
KR100328757B1 (en) A error preventing device of clock signal with switchover for transmission system
US6999546B2 (en) System and method for timing references for line interfaces
JP2551666B2 (en) Clock supply switching circuit
JPH02166832A (en) Clock phase control circuit for clock generator
JP2972576B2 (en) Clock generation circuit
JPS62169560A (en) Duplexed clock signal generator
JP2988410B2 (en) Clock synchronization system
JPH0265540A (en) Clock recovery circuit
KR200185362Y1 (en) A device of protecting system clock
JP2604612B2 (en) Clock generator
JPS61259357A (en) Common bus control system
JPH04265016A (en) Pll circuit
JPH0686560A (en) Self-excited inverter
KR19980066118A (en) Holdover Circuits and Methods in Synchronous Devices
KR100238405B1 (en) Frequency phase coincidence method of time-frequence generator
JPH11298452A (en) No-break switching device
JP2611246B2 (en) Instantaneous interruption synchronous switching device
JPH0662481A (en) Synchronizing signal generating circuit for digital exchange
JPH03154450A (en) Synchronizing system for digital equipment
JPH0738548A (en) Transmitter
JPH0366240A (en) Clock changeover circuit
JPH07177025A (en) Duplex phase locking system