JPS6310519B2 - - Google Patents

Info

Publication number
JPS6310519B2
JPS6310519B2 JP57215022A JP21502282A JPS6310519B2 JP S6310519 B2 JPS6310519 B2 JP S6310519B2 JP 57215022 A JP57215022 A JP 57215022A JP 21502282 A JP21502282 A JP 21502282A JP S6310519 B2 JPS6310519 B2 JP S6310519B2
Authority
JP
Japan
Prior art keywords
circuit
signal
state
pair
memory device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57215022A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59104788A (ja
Inventor
Tetsuya Iizuka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP57215022A priority Critical patent/JPS59104788A/ja
Publication of JPS59104788A publication Critical patent/JPS59104788A/ja
Publication of JPS6310519B2 publication Critical patent/JPS6310519B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Static Random-Access Memory (AREA)
JP57215022A 1982-12-08 1982-12-08 半導体記憶装置 Granted JPS59104788A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57215022A JPS59104788A (ja) 1982-12-08 1982-12-08 半導体記憶装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57215022A JPS59104788A (ja) 1982-12-08 1982-12-08 半導体記憶装置

Publications (2)

Publication Number Publication Date
JPS59104788A JPS59104788A (ja) 1984-06-16
JPS6310519B2 true JPS6310519B2 (en, 2012) 1988-03-07

Family

ID=16665434

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57215022A Granted JPS59104788A (ja) 1982-12-08 1982-12-08 半導体記憶装置

Country Status (1)

Country Link
JP (1) JPS59104788A (en, 2012)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04195894A (ja) * 1990-11-27 1992-07-15 Nec Ic Microcomput Syst Ltd 非同期式ｒａｍ
US7167400B2 (en) * 2004-06-22 2007-01-23 Micron Technology, Inc. Apparatus and method for improving dynamic refresh in a memory device

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54136239A (en) * 1978-04-14 1979-10-23 Nec Corp Integrated circuit
JPS6042554B2 (ja) * 1980-12-24 1985-09-24 富士通株式会社 Ｃｍｏｓメモリデコ−ダ回路

Also Published As

Publication number Publication date
JPS59104788A (ja) 1984-06-16

Similar Documents

Publication Publication Date Title
US3959781A (en) Semiconductor random access memory
US9214222B2 (en) Semiconductor device having timing control for read-write memory access operations
US6285578B1 (en) Hidden refresh pseudo SRAM and hidden refresh method
JP5080059B2 (ja) Ｓｒａｍデバイスの同じサイクルにおける読出動作及び書込動作の実行
JP3260583B2 (ja) ダイナミック型半導体メモリおよびそのテスト方法
US4087704A (en) Sequential timing circuitry for a semiconductor memory
JPH0253879B2 (en, 2012)
JPH08279282A (ja) 集積回路メモリ
JPH029081A (ja) 半導体記憶装置
KR100297717B1 (ko) 반도체메모리의입출력선프리차아지회로및이를사용하는반도체메모리
US20010024382A1 (en) Semiconductor memory device
JPH0713863B2 (ja) ダイナミック型ランダムアクセスメモリ
US6891770B2 (en) Fully hidden refresh dynamic random access memory
US5355343A (en) Static random access memory with self timed bit line equalization
US6930952B2 (en) Method of reading memory device in page mode and row decoder control circuit using the same
KR950007141B1 (ko) 의사 스태틱 ram의 제어회로
JP3783889B2 (ja) ビットラインプリチャージ回路
KR100793671B1 (ko) 반도체 기억 장치 및 프리차지 방법
JPH10334667A (ja) 半導体メモリ装置
JPS6310519B2 (en, 2012)
EP0468463B1 (en) Semiconductor memory device
TWI699764B (zh) 記憶體寫入裝置及方法
US7054210B2 (en) Write/precharge flag signal generation circuit and circuit for driving bit line isolation circuit in sense amplifier using the same
JPH0447399B2 (en, 2012)
KR20010004664A (ko) 반도체 메모리 소자의 셀프 리프레쉬 장치 및 방법