JPS629947B2 - - Google Patents

Info

Publication number
JPS629947B2
JPS629947B2 JP56105567A JP10556781A JPS629947B2 JP S629947 B2 JPS629947 B2 JP S629947B2 JP 56105567 A JP56105567 A JP 56105567A JP 10556781 A JP10556781 A JP 10556781A JP S629947 B2 JPS629947 B2 JP S629947B2
Authority
JP
Japan
Prior art keywords
signal
input
output
interface
sequence
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56105567A
Other languages
English (en)
Japanese (ja)
Other versions
JPS588334A (ja
Inventor
Koichi Hayashi
Tadashi Sato
Akio Sasaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP56105567A priority Critical patent/JPS588334A/ja
Publication of JPS588334A publication Critical patent/JPS588334A/ja
Publication of JPS629947B2 publication Critical patent/JPS629947B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
JP56105567A 1981-07-08 1981-07-08 入出力チヤネル装置 Granted JPS588334A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56105567A JPS588334A (ja) 1981-07-08 1981-07-08 入出力チヤネル装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56105567A JPS588334A (ja) 1981-07-08 1981-07-08 入出力チヤネル装置

Publications (2)

Publication Number Publication Date
JPS588334A JPS588334A (ja) 1983-01-18
JPS629947B2 true JPS629947B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1987-03-03

Family

ID=14411102

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56105567A Granted JPS588334A (ja) 1981-07-08 1981-07-08 入出力チヤネル装置

Country Status (1)

Country Link
JP (1) JPS588334A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS603732A (ja) * 1983-06-21 1985-01-10 Honda Motor Co Ltd 入出力装置の異常検出方法

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4924320A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1972-06-26 1974-03-04

Also Published As

Publication number Publication date
JPS588334A (ja) 1983-01-18

Similar Documents

Publication Publication Date Title
US4852092A (en) Error recovery system of a multiprocessor system for recovering an error in a processor by making the processor into a checking condition after completion of microprogram restart from a checkpoint
EP0355286A2 (en) Checkpoint retry mechanism
US4096564A (en) Data processing system with interrupt functions
US20040073836A1 (en) Predecessor and successor type multiplex system
WO1987003396A1 (en) A method and apparatus for minimizing overhead when executing nested do loops
JP2770913B2 (ja) パリティの置換装置及び方法
EP0477385B1 (en) Method of resetting adapter module at failing time and computer system executing said method
CA1212478A (en) Data processor with interrupt facility
JPS629947B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US5283891A (en) Error information saving apparatus of computer
JP2827713B2 (ja) 二重化装置
JPS6215897B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP2648029B2 (ja) インサーキット・エミュレータ
JP3231505B2 (ja) Ｍｐｕエミュレータ装置
JPS60195649A (ja) マイクロプログラム制御型デ−タ処理装置におけるエラ−報告方式
JPH0690693B2 (ja) チャネル障害回復制御装置
JPH07271625A (ja) 情報処理装置
JP2504515B2 (ja) テスト・チャネル命令の実行制御方式
JPS6256544B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS648379B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0734296B2 (ja) ハ−ドデイスクコントロ−ル回路
JPH0218505B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS62197818A (ja) デ−タ転送制御方式
JPH0346853B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0149975B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)