JPS6298624A - Heat-treatment furnace - Google Patents

Heat-treatment furnace

Info

Publication number
JPS6298624A
JPS6298624A JP23725785A JP23725785A JPS6298624A JP S6298624 A JPS6298624 A JP S6298624A JP 23725785 A JP23725785 A JP 23725785A JP 23725785 A JP23725785 A JP 23725785A JP S6298624 A JPS6298624 A JP S6298624A
Authority
JP
Japan
Prior art keywords
core tube
furnace core
furnace
atmosphere
semiconductor substrates
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP23725785A
Other languages
Japanese (ja)
Inventor
Ikuo Yoshida
吉田 育生
Yuzuru Oji
譲 大路
Kiichiro Mukai
向 喜一郎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP23725785A priority Critical patent/JPS6298624A/en
Publication of JPS6298624A publication Critical patent/JPS6298624A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To enable the atmosphere surrounding semiconductor substrates to be controlled with high precision in the case they are inserted into or pulled out of a furnace core tube by a method wherein a control chamber to control the internal atmosphere is provided connecting to the furnace core tube wherein semiconductor substrates are inserted or whereof they are pulled out. CONSTITUTION:A furnace core tube 2 and a control chamber 5 are connected to each other while an entrance door thereof can be opened and closed freely by a cut-off plate 8. Besides, the control chamber 5 is provided with a semiconductor carrying-in port 6 also freely opened and closed to carry in and out the semiconductor substrates. The semiconductor substrates 3 and a boat 4 can be shifted inside the control chamber 5 and the furnace core tube 2 using a pull out bar 7. Through these procedures, the atmosphere in the furnace core tube 2 can be controlled to be non oxidative N2 atmosphere even in the case the semiconductor substrates are inserted into or pulled out of the furnace core tube 2.

Description

【発明の詳細な説明】 〔発明の利用分野〕 本発明は熱処理炉に関し、詳しくは半導体基板などの被
処理物を熱処理するための炉に関する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Application of the Invention] The present invention relates to a heat treatment furnace, and more particularly to a furnace for heat treating a workpiece such as a semiconductor substrate.

〔発明の背景〕[Background of the invention]

半導体基板の熱処理は、通常電気炉内に組み込まれた透
明石英管の炉芯管内に、石英製の治具上に半導体基板を
並べて挿入し、熱処理の内容が酸化の場合には酸化性の
雰囲気を送9込んで行なう。
Heat treatment of semiconductor substrates is usually performed by inserting the semiconductor substrates side by side on a quartz jig into a transparent quartz tube built into an electric furnace, and if the heat treatment involves oxidation, the semiconductor substrates are placed in an oxidizing atmosphere. This is done by sending 9 times.

このとき、半導体基板の挿入時および引き出し時におい
ては、炉芯管内は非酸化性ガスで置換する必要がある。
At this time, it is necessary to replace the inside of the furnace core tube with non-oxidizing gas when inserting and withdrawing the semiconductor substrate.

従来の炉の構造では、半導体基板を押入、引出しする炉
芯管口は、通常開口端である。
In the conventional furnace structure, the furnace core tube port through which the semiconductor substrate is pushed in and pulled out is usually an open end.

したがって、半導体基板を挿入、引出しする時には、炉
外の雰囲気が炉内に逆流し、炉芯管内の雰−囲気を制御
することが困難である。そのため、半導体基板を挿入、
引き出すための治具にa!断板を設けるなどの手段が講
じられている。この棟の装置として関連するものには、
例えば、公開実用新案公報昭59−95625、公開特
許公報昭57−89219等が挙げられる。しかしなが
らこの棟の装置においても、半導体基板が炉口を通過す
る瞬間では、外気の逆流を防ぐことは困難である。また
、多数の半導体基板を並べて挿入する場合には、半導体
基板間にある外気の雰囲気がそのまま炉芯管に取り込ま
れることになり、炉芯管内の雰囲気が外気によって汚染
されることになる。このような状況で半導体基板を熱処
理しfc場合には、その処理特性が不安定となる欠点が
あった。熱処理が酸化の場合には、半導体基板上に形成
された酸化膜は、その膜厚や膜買のばらつきが太さかっ
た。
Therefore, when inserting or pulling out a semiconductor substrate, the atmosphere outside the furnace flows back into the furnace, making it difficult to control the atmosphere inside the furnace core tube. Therefore, insert the semiconductor substrate,
A to the jig to pull out! Measures such as installing cutting plates are being taken. Related equipment in this building includes:
Examples include published utility model publication No. 59-95625, published patent publication No. 57-89219, and the like. However, even in the equipment in this building, it is difficult to prevent the backflow of outside air at the moment the semiconductor substrate passes through the furnace opening. Further, when a large number of semiconductor substrates are inserted side by side, the atmosphere of the outside air between the semiconductor substrates is directly taken into the furnace core tube, and the atmosphere inside the furnace core tube is contaminated by the outside air. When a semiconductor substrate is subjected to heat treatment under such conditions, there is a drawback that the processing characteristics become unstable. When the heat treatment is oxidation, the oxide film formed on the semiconductor substrate has large variations in film thickness and film thickness.

〔発明の目的〕[Purpose of the invention]

本発明の目的は、上記従来技術の有する欠点を取り除き
、半導体基板など被処理物を炉芯管内に挿入、引き出す
場合においても炉芯管内の雰囲気を制御することができ
、安定な熱処理を実現することのできる熱処理炉を提供
することにある。
An object of the present invention is to eliminate the drawbacks of the above-mentioned conventional techniques, and to achieve stable heat treatment by being able to control the atmosphere inside the furnace core tube even when objects to be processed, such as semiconductor substrates, are inserted into and pulled out of the furnace core tube. The purpose of the present invention is to provide a heat treatment furnace that can be used for heat treatment.

〔発明の概要〕[Summary of the invention]

上6ピ目的を達成するために1本発明の熱処理炉は、半
導体基板を挿入、引き出す側の炉芯管口と連結して、内
部の雰囲気を制御することのできる制御室を設けた。こ
れにより、半導体基板を炉芯管へ出し入れする時におい
ても、半導体基板をとり捷<雰囲気を高精度に制御する
ことを可能とするものである。
In order to achieve the above six objectives, the heat treatment furnace of the present invention is provided with a control chamber that is connected to the furnace core tube port on the side into which semiconductor substrates are inserted and pulled out, and is capable of controlling the internal atmosphere. This makes it possible to control the atmosphere of the semiconductor substrate with high precision even when the semiconductor substrate is taken in and out of the furnace core tube.

〔発明の実施例〕[Embodiments of the invention]

以下、本発明の実施例を詳細に説明する。 Examples of the present invention will be described in detail below.

実施例1 第1図は本発明の一実施例の構造を示したものである。Example 1 FIG. 1 shows the structure of one embodiment of the present invention.

第1図において、記号1はヒータを示し、2は炉芯管、
5は制御室、8は遮断板を、それぞれ示す。炉芯管2と
制御室5は連結しており、遮断板8により炉芯管2と制
御室5との出入口の開閉は自在である。また、制御室3
には半導体基板を搬入、搬出するための基板搬入口6を
設けである。
In Fig. 1, symbol 1 indicates a heater, 2 indicates a furnace core tube,
Reference numeral 5 indicates a control room, and reference numeral 8 indicates a blocking plate. The furnace core tube 2 and the control chamber 5 are connected, and the entrance and exit between the furnace core tube 2 and the control chamber 5 can be opened and closed by a blocking plate 8. In addition, control room 3
A substrate loading port 6 is provided for loading and unloading semiconductor substrates.

本基板搬入口6もまた開閉が可能である。第1図は遮断
板8が閉の状態を示し、また、炉芯管内部には、半導体
基板3と基板搬送用ボート4を送入れた状態を示してい
る。半導体基板3とボート4は、引出し棒7によって、
制御室5の内部と炉芯管2の内部とを移動させることが
できる。記号9゜11.12はガス導入口、また10.
13はカス排出口を、それぞれ示す。以下、半導体基板
を搬入する工程、酸化する工程、および搬出する工程の
各段階について説明する。
The main substrate loading port 6 can also be opened and closed. FIG. 1 shows a state in which the shielding plate 8 is closed, and also shows a state in which a semiconductor substrate 3 and a substrate transfer boat 4 are introduced into the furnace core tube. The semiconductor substrate 3 and the boat 4 are connected by a pull-out rod 7.
The inside of the control chamber 5 and the inside of the furnace core tube 2 can be moved. Symbol 9゜11.12 is the gas inlet, and 10.
Reference numeral 13 indicates a waste discharge port. Hereinafter, each step of the process of carrying in the semiconductor substrate, the process of oxidizing it, and the process of carrying it out will be explained.

まず、半導体基板3の搬入は、恭板憾人口6から制御室
5内に運ばれた基板搬送用ボート4へ基&3を装庸する
ことによって行なわれる。この時、遮断&8は閉の状!
席とし、ガス導入口9,11゜12からは窒素を碑人し
た。続いて、基板兼人口6を閉じ、制御室5内を窒素で
置換した後、遮断板8を開け、次に、引出し棒7を用い
て半導体基、阪3およびボート4を炉芯管2の内部へ押
入し、引出し棒7のみ取り出し、遮断板8を再び閉じる
First, the semiconductor substrate 3 is carried in by loading the semiconductor substrate 3 onto the substrate transfer boat 4 which is carried from the board holder 6 into the control room 5. At this time, the block &8 is closed!
Nitrogen was supplied from gas inlet ports 9, 11 and 12. Subsequently, after closing the board/port 6 and purging the inside of the control room 5 with nitrogen, the shield plate 8 is opened, and then the semiconductor board, the cell 3 and the boat 4 are removed from the furnace core tube 2 using the pull-out rod 7. Push it inside, take out only the pull-out rod 7, and close the blocking plate 8 again.

本状態で、ガス導入口9から導入されるガスを窒素から
酸化性ガスに切り候え、半導体基板3上に酸化膜を成長
させる。所望の酸化膜を成長させた後、ガス導入口9か
ら導入されるガスを再び窒素に切り候え、酸化工程を終
了する。半導体基板の(6出にあたっては、ガス導入口
9,11.12から窒素を導入している状態で遮断&8
を開け、引出し俸7を用いて半導体梧&7およびボート
4を制御室内へ移動させ、遮断&8を閉じる。その後、
4根搬入口6から半導体基板3を取り出す。
In this state, the gas introduced from the gas inlet 9 is changed from nitrogen to an oxidizing gas, and an oxide film is grown on the semiconductor substrate 3. After growing the desired oxide film, the gas introduced from the gas inlet 9 is changed to nitrogen again to complete the oxidation process. For the semiconductor substrate (6), shut off &8 while introducing nitrogen from gas inlet ports 9, 11, and 12.
Open the door, use the drawer 7 to move the semiconductor Go & 7 and the boat 4 into the control room, and close the shutoff & 8. after that,
4. The semiconductor substrate 3 is taken out from the loading port 6.

本実施例によれば、半導体基板を炉芯管内へ挿入したり
、また炉芯管外へ引き出したシする場合においても、・
炉芯管内の雰囲気を非酸化性の望素雰囲%に制御1する
ことができる。
According to this embodiment, even when a semiconductor substrate is inserted into the furnace core tube or pulled out of the furnace core tube,
The atmosphere within the furnace core tube can be controlled to a desired non-oxidizing atmosphere.

本発明において、酸化炉の炉芯管内の雰囲気の安定性を
表わす一例として、第3図に炉芯管内部の水蒸気謎度の
分布に関する測定結果を示す。同図には、比較のために
従来の酸化炉の場合についてもあわせて示した。なお、
測定は半導体基板を炉芯管内部に搬送した直後に行なっ
た。また、水分量の測定にはペックマン(13eckm
an )社製のトレース・モイズチャー・アナライザー
(TraceMoisture Analyzer )
を用いた。同図よ如従来の酸化炉では、炉芯管口で50
0 ppm1u上、炉芯管中心でも100 ppm近く
の水分1tであるのqし1本実施例における酸化炉にお
いては、炉芯管口から炉芯管中心付近までlppm程度
と極めて小さく、安定に制御できることが明らかである
In the present invention, as an example of the stability of the atmosphere inside the furnace core tube of the oxidation furnace, FIG. 3 shows measurement results regarding the distribution of water vapor mystery inside the furnace core tube. The figure also shows the case of a conventional oxidation furnace for comparison. In addition,
The measurement was performed immediately after the semiconductor substrate was transferred into the furnace core tube. In addition, Peckman (13eckm) is used to measure moisture content.
Trace Moisture Analyzer manufactured by an)
was used. As shown in the figure, in a conventional oxidation furnace, the furnace core tube opening has a
On the other hand, the moisture content in the oxidation furnace in this example is extremely small, about 1 ppm from the mouth of the furnace tube to the vicinity of the center of the furnace tube, and can be stably controlled. It is clear that it can be done.

次に、本実施例による酸化炉を用いて形成した酸化膜の
特性について以下に説明する。用いた試料はM OS 
(Metal 0xide Sem1conducto
r)構造のキャパシタであシ次のような手順で作成した
Next, the characteristics of the oxide film formed using the oxidation furnace according to this example will be described below. The sample used was MOS
(Metal Oxide Sem1conducto
r) A capacitor with the structure was created using the following procedure.

半導体鋸板としては、P型(100)面、比抵抗10Ω
(7)、直径約75ctnのシリコンウェハ・を用い、
本発明の酸化炉を用い約1000Cの乾燥酸素雰囲気で
シリコンウェハを酸化し、約20 n mのシリコン酸
化膜を形成し、この上にAI膜を周知の蒸着法で被着さ
せ、通常のホトレジスト処理およびエツチングによりA
lgを所定のパターンに加工した。このように作成した
MOSキャパシタのC−V(容量−電圧)特性を測定し
、固定電荷密度Ntを導出した。この固定電荷密度は、
半導体基板と酸化膜の界面および酸化膜中の固定電荷密
度を表わし、この値が小さいほどMO8素子として優れ
た性能であると判断できる。表1に、本実施例の酸化炉
を用いて作成したMOSキャパシタの固定電荷密度と従
来法で作成したMOSキャパシタの固定電荷密度を示す
As a semiconductor saw board, P type (100) plane, specific resistance 10Ω
(7), using a silicon wafer with a diameter of about 75 ctn,
A silicon wafer is oxidized in a dry oxygen atmosphere at about 1000 C using the oxidation furnace of the present invention to form a silicon oxide film of about 20 nm, on which an AI film is deposited by a well-known vapor deposition method, and then an ordinary photoresist is applied. A by processing and etching
lg was processed into a predetermined pattern. The CV (capacitance-voltage) characteristics of the MOS capacitor thus produced were measured, and the fixed charge density Nt was derived. This fixed charge density is
It represents the fixed charge density at the interface between the semiconductor substrate and the oxide film and in the oxide film, and it can be judged that the smaller this value is, the better the performance of the MO8 element is. Table 1 shows the fixed charge density of the MOS capacitor produced using the oxidation furnace of this example and the fixed charge density of the MOS capacitor produced by the conventional method.

表1から明らかなように、本実1M例による酸化炉を用
いれば、従来の酸化炉を用いた場合に比べ固定電荷密度
を約1/2に低減することができる。
As is clear from Table 1, when the oxidation furnace according to the present 1M example is used, the fixed charge density can be reduced to about 1/2 compared to when a conventional oxidation furnace is used.

実施例2 本発明の第2の実施例である酸化炉の構造を第2図に示
す。同図に示す酸化炉の構造のうち、炉芯管以外の構造
は、第1図に示した実施例1の発明における酸化炉の構
造と同じ構造である。本発明では第2図に示すように、
炉芯管20の壁が2重構造であり、ガス導入口14およ
びガス排出口15を備えている。本酸化炉においては、
半導体基板の炉芯管への挿入時、引き出し時および酸化
中にガス導入口より窒素ガスを導入し、2重構造の壁間
に窒素を流すことができる。
Embodiment 2 The structure of an oxidation furnace which is a second embodiment of the present invention is shown in FIG. Of the structure of the oxidation furnace shown in the figure, the structure other than the furnace core tube is the same as the structure of the oxidation furnace in the invention of Example 1 shown in FIG. In the present invention, as shown in FIG.
The wall of the furnace core tube 20 has a double structure and includes a gas inlet 14 and a gas outlet 15. In this oxidation furnace,
Nitrogen gas can be introduced from the gas inlet when the semiconductor substrate is inserted into the furnace core tube, when it is pulled out, and during oxidation, so that nitrogen can flow between the walls of the double structure.

本実り例によれば、炉芯管壁を侵透して管内へ入り込む
不純物を軽減させることができ、管内の雰囲気を安定に
保つことができる。なお、本実施例による酸化炉内の水
分量は、炉芯管口から炉芯管中心付近までlppm以下
と惨めて少ない値にまで低減可能である。また、本実力
例による酸化炉を用いてシリコン酸化膜を形成したMO
Sキャパシタの固定電荷密度は9.6X10’Crn−
”であり。
According to this fruitful example, it is possible to reduce impurities that penetrate the wall of the furnace core tube and enter the tube, and it is possible to maintain a stable atmosphere inside the tube. In addition, the amount of water in the oxidation furnace according to this embodiment can be reduced to a pitifully small value of 1 ppm or less from the furnace core tube mouth to the vicinity of the furnace core tube center. In addition, MO in which a silicon oxide film was formed using the oxidation furnace according to this practical example
The fixed charge density of the S capacitor is 9.6X10'Crn-
“It is.

従来の酸化炉で酸化膜を形成したMOSキャパシタの1
15以下であった。
MOS capacitor with oxide film formed in a conventional oxidation furnace
It was 15 or less.

〔発明の効果〕〔Effect of the invention〕

本発明によれば、半導体基板を炉芯管に挿入する時、炉
芯管から引き出す時および酸化する間においても炉芯管
内の雰囲気を安定に制御することができ、高品質の半導
体基板を作成することが可能である。
According to the present invention, the atmosphere inside the furnace core tube can be stably controlled even when the semiconductor substrate is inserted into the furnace core tube, when it is pulled out from the furnace core tube, and during oxidation, and high quality semiconductor substrates can be produced. It is possible to do so.

なお、先の実施例では熱処理の内容を酸化の場合につい
て示したが、本発明は窒化、拡散、アニール等の熱処理
においても同様の効果がある。
In the previous embodiment, the content of the heat treatment was shown for oxidation, but the present invention has similar effects in heat treatments such as nitriding, diffusion, and annealing.

【図面の簡単な説明】[Brief explanation of drawings]

第1図および第2図は、それぞれ本発明の異なる実施例
を示す縦断面図である。第3図は、本発明の効果を示す
図である。
1 and 2 are longitudinal cross-sectional views showing different embodiments of the present invention, respectively. FIG. 3 is a diagram showing the effects of the present invention.

Claims (1)

【特許請求の範囲】[Claims] 1、被処理物を熱処理する炉芯管を有し、該炉芯管の一
端部に上記被処理物を搬入および搬出する開口部を具備
した熱処理炉において、上記開口部に連結して内部の雰
囲気を制御することのできる制御室と、該炉芯管の上記
開口部を遮断する手段とを有することを特徴とする熱処
理炉。
1. In a heat treatment furnace, which has a furnace core tube for heat-treating the object to be treated, and an opening at one end of the furnace core tube through which the object to be treated is carried in and taken out, the inner A heat treatment furnace comprising: a control chamber capable of controlling the atmosphere; and means for blocking the opening of the furnace core tube.
JP23725785A 1985-10-25 1985-10-25 Heat-treatment furnace Pending JPS6298624A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP23725785A JPS6298624A (en) 1985-10-25 1985-10-25 Heat-treatment furnace

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP23725785A JPS6298624A (en) 1985-10-25 1985-10-25 Heat-treatment furnace

Publications (1)

Publication Number Publication Date
JPS6298624A true JPS6298624A (en) 1987-05-08

Family

ID=17012725

Family Applications (1)

Application Number Title Priority Date Filing Date
JP23725785A Pending JPS6298624A (en) 1985-10-25 1985-10-25 Heat-treatment furnace

Country Status (1)

Country Link
JP (1) JPS6298624A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01130521A (en) * 1987-11-17 1989-05-23 Tel Sagami Ltd Method and apparatus for heat treatment
JPH0266936A (en) * 1988-08-31 1990-03-07 Mitsubishi Electric Corp Semiconductor processor
JPH0369120A (en) * 1989-08-08 1991-03-25 Nec Yamagata Ltd High-pressure oxidation furnace
JPH0382125A (en) * 1989-08-25 1991-04-08 Fujitsu Ltd Semiconductor manufacturing device

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5825225A (en) * 1981-08-07 1983-02-15 Mitsubishi Electric Corp Hot wall type decompression unit
JPS58209112A (en) * 1982-05-31 1983-12-06 Nec Corp Vacuum cvd apparatus
JPS60233828A (en) * 1984-05-07 1985-11-20 Hitachi Ltd Treatment device

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5825225A (en) * 1981-08-07 1983-02-15 Mitsubishi Electric Corp Hot wall type decompression unit
JPS58209112A (en) * 1982-05-31 1983-12-06 Nec Corp Vacuum cvd apparatus
JPS60233828A (en) * 1984-05-07 1985-11-20 Hitachi Ltd Treatment device

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01130521A (en) * 1987-11-17 1989-05-23 Tel Sagami Ltd Method and apparatus for heat treatment
JPH0266936A (en) * 1988-08-31 1990-03-07 Mitsubishi Electric Corp Semiconductor processor
JPH0369120A (en) * 1989-08-08 1991-03-25 Nec Yamagata Ltd High-pressure oxidation furnace
JPH0382125A (en) * 1989-08-25 1991-04-08 Fujitsu Ltd Semiconductor manufacturing device

Similar Documents

Publication Publication Date Title
JP5586651B2 (en) A method to improve nitrogen profile in plasma nitrided gate dielectric layers
EP0316835A1 (en) Method of and device for cleaning substrates
Stathis et al. Fundamental chemical differences among P b defects on (111) and (100) silicon
KR20010030252A (en) Method and apparatus for forming insulating film containing silicon oxy-nitride
WO2006016642A1 (en) Semiconductor device manufacturing method and plasma oxidation treatment method
WO2007139141A1 (en) Method for forming insulating film and method for manufacturing semiconductor device
JP4503095B2 (en) Manufacturing method of semiconductor device
JP2004507071A (en) Growth of ultra-thin nitride on Si (100) by rapid thermal N2 treatment
DE10154411A1 (en) A heat treatment device, the heat treatment method using the device, and a method of manufacturing a semiconductor device
JPS6298624A (en) Heat-treatment furnace
WO2006082717A1 (en) Apparatus for forming thin film
WO2002075802A1 (en) Oxide film forming method
JPH08148552A (en) Semiconductor thermal treatment jig and its surface treatment method
JPH0680655B2 (en) Insulation film formation method
Ganem et al. NRA characterization of pretreatment operations of silicon
Leahy et al. Filter material for sampling of ambient aerosols
WO2003052810A1 (en) Substrate treating method
JPH05343391A (en) Manufacture of semiconductor device
JPS6053032A (en) Processor
JPH04245636A (en) Insulating film forming method
JPH03107480A (en) Plasma treating device
JPH0646624B2 (en) Heat treatment equipment
JPS6227724B2 (en)
JPH0471230A (en) Manufacture of semiconductor device
JPS61198717A (en) Chemical vapor phase growth device