JPS6280451U - - Google Patents

Info

Publication number
JPS6280451U
JPS6280451U JP17181685U JP17181685U JPS6280451U JP S6280451 U JPS6280451 U JP S6280451U JP 17181685 U JP17181685 U JP 17181685U JP 17181685 U JP17181685 U JP 17181685U JP S6280451 U JPS6280451 U JP S6280451U
Authority
JP
Japan
Prior art keywords
circuit
signal
output
outputs
frequency
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP17181685U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP17181685U priority Critical patent/JPS6280451U/ja
Publication of JPS6280451U publication Critical patent/JPS6280451U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本考案によるPSK復調受信機の構成
図、第2図は従来のPSK復調受信機の構成図で
ある。 1は入力端子、2はクロツク出力端子、3はデ
ータ出力端子、4は受信回路、5は検波回路、6
は逓倍回路、7はタンク回路、8は分周回路、9
はデータ再生回路、10はAGC制御信号、11
は再生搬送波信号、12は判定回路である。図中
、同一又は相当するものは、同一符号を付して示
してある。
FIG. 1 is a block diagram of a PSK demodulation receiver according to the present invention, and FIG. 2 is a block diagram of a conventional PSK demodulation receiver. 1 is an input terminal, 2 is a clock output terminal, 3 is a data output terminal, 4 is a receiving circuit, 5 is a detection circuit, 6
is a multiplier circuit, 7 is a tank circuit, 8 is a frequency divider circuit, 9
is a data reproducing circuit, 10 is an AGC control signal, 11
1 is a reproduced carrier wave signal, and 12 is a determination circuit. In the figures, the same or equivalent parts are indicated by the same reference numerals.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] PSK変調された高周波信号を受信し、周波数
変換して、PSKのベースバンド信号を出力する
受信回路と、入力信号の信号レベルを検波し、受
信回路の出力レベルが一定となる様にAGC信号
を出力する検波回路と、上記受信回路のベースバ
ンド出力信号を逓倍する逓倍回路と、上記逓倍回
路の出力信号のうち、所要信号のみを狭帯域に取
り出すためのタンク回路と、上記タンク回路の出
力信号を分周し、PSK変調波の搬送波を再生し
、かつクロツク信号を出力する分周回路と、上記
検波回路の出力であるAGC制御信号の値により
分周回路にリセツトパルスを出力する判定回路と
、上記受信回路の出力であるベースバンド信号と
、分周回路の出力信号からデータを再生するデー
タ再生回路を備えたことを特徴とするPSK復調
受信機。
A receiving circuit that receives a PSK modulated high frequency signal, converts the frequency, and outputs a PSK baseband signal, and a receiving circuit that detects the signal level of the input signal and outputs an AGC signal so that the output level of the receiving circuit is constant. A detection circuit for outputting, a multiplier circuit for multiplying the baseband output signal of the receiving circuit, a tank circuit for extracting only the desired signal in a narrow band from among the output signals of the multiplier circuit, and an output signal of the tank circuit. a frequency divider circuit that divides the frequency of the PSK modulated wave, reproduces the carrier wave of the PSK modulated wave, and outputs a clock signal; and a determination circuit that outputs a reset pulse to the frequency divider circuit based on the value of the AGC control signal that is the output of the detection circuit. A PSK demodulating receiver, comprising a data reproducing circuit that reproduces data from a baseband signal that is the output of the receiving circuit and an output signal of the frequency dividing circuit.
JP17181685U 1985-11-08 1985-11-08 Pending JPS6280451U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17181685U JPS6280451U (en) 1985-11-08 1985-11-08

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17181685U JPS6280451U (en) 1985-11-08 1985-11-08

Publications (1)

Publication Number Publication Date
JPS6280451U true JPS6280451U (en) 1987-05-22

Family

ID=31107793

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17181685U Pending JPS6280451U (en) 1985-11-08 1985-11-08

Country Status (1)

Country Link
JP (1) JPS6280451U (en)

Similar Documents

Publication Publication Date Title
JPS621441U (en)
JPS6280451U (en)
GB1424133A (en) Transmission of wide-band sound signals
JPS5956866U (en) Double modulation communication device
JPS6280448U (en)
JPS63181153U (en)
JPS55149554A (en) Carrier reproducing circuit
JPS57171869A (en) Modulating system
JPH0669188B2 (en) Burst signal demodulation method
JPH01100548U (en)
JPS6253551A (en) Demodulation circuit for digital data subjected to frequency modulation
JPS59161731U (en) microwave FM television signal receiver
JPS617140U (en) FM receiver
JPS58104035U (en) AM receiver
JPS60155236U (en) Interference wave removal device
JPS6014575U (en) Audio detection circuit
JPS60163859U (en) FM receiver
JPH0268542U (en)
JPS59127318U (en) phase control circuit
JPS5857147U (en) PLL stereo demodulator
JPS61191656U (en)
JPS63121988U (en)
JPS6035659U (en) signal transmission system
JPS6077138U (en) noise suppression device
JPS59127355U (en) stereo receiver