JPS627579B2 - - Google Patents
Info
- Publication number
- JPS627579B2 JPS627579B2 JP1274980A JP1274980A JPS627579B2 JP S627579 B2 JPS627579 B2 JP S627579B2 JP 1274980 A JP1274980 A JP 1274980A JP 1274980 A JP1274980 A JP 1274980A JP S627579 B2 JPS627579 B2 JP S627579B2
- Authority
- JP
- Japan
- Prior art keywords
- classification
- input
- output
- cells
- parallel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/22—Arrangements for sorting or merging computer data on continuous record carriers, e.g. tape, drum, disc
- G06F7/24—Sorting, i.e. extracting data from one or more carriers, rearranging the data in numerical or other ordered sequence, and rerecording the sorted data on the original carrier or on a different carrier or set of carriers sorting methods in general
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/22—Indexing scheme relating to groups G06F7/22 - G06F7/36
- G06F2207/228—Sorting or merging network
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Image Processing (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1274980A JPS56110150A (en) | 1980-02-05 | 1980-02-05 | Parallel classification processing device |
| US06/232,052 US4410960A (en) | 1980-02-05 | 1981-02-05 | Sorting circuit for three or more inputs |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1274980A JPS56110150A (en) | 1980-02-05 | 1980-02-05 | Parallel classification processing device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS56110150A JPS56110150A (en) | 1981-09-01 |
| JPS627579B2 true JPS627579B2 (enrdf_load_stackoverflow) | 1987-02-18 |
Family
ID=11814059
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1274980A Granted JPS56110150A (en) | 1980-02-05 | 1980-02-05 | Parallel classification processing device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS56110150A (enrdf_load_stackoverflow) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62200455U (enrdf_load_stackoverflow) * | 1986-06-13 | 1987-12-21 | ||
| KR20220132822A (ko) * | 2021-03-24 | 2022-10-04 | 대한플라테크 주식회사 | 속도제어가 가능한 연속압출 성형장치 |
-
1980
- 1980-02-05 JP JP1274980A patent/JPS56110150A/ja active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62200455U (enrdf_load_stackoverflow) * | 1986-06-13 | 1987-12-21 | ||
| KR20220132822A (ko) * | 2021-03-24 | 2022-10-04 | 대한플라테크 주식회사 | 속도제어가 가능한 연속압출 성형장치 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS56110150A (en) | 1981-09-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Chu | On the models for designing VLSI asynchronous digital systems | |
| JP2717111B2 (ja) | 送信ゲート直列マルチプレクサ | |
| US5122979A (en) | Method and a digital electronic device for the evaluation of an extremum of a set of binary encoded data words | |
| WO2013090094A1 (en) | Methods and systems for data analysis in a state machine | |
| US4967388A (en) | Truncated product partial canonical signed digit multiplier | |
| US12130774B2 (en) | Devices for time division multiplexing of state machine engine signals | |
| CN111562898B (zh) | 一种基于fpga实现的多级归并排序方法 | |
| US5189629A (en) | Method of logic gate reduction in a logic gate array | |
| US6618804B1 (en) | System and method for rearranging bits of a data word in accordance with a mask using sorting | |
| JPH0644044A (ja) | 二進数を固定値と比較する並列化大きさ比較器 | |
| US6987401B1 (en) | Compare, select, sort, and median-filter apparatus in programmable logic devices and associated methods | |
| JPS627579B2 (enrdf_load_stackoverflow) | ||
| US4336600A (en) | Binary word processing method using a high-speed sequential adder | |
| JPH0666050B2 (ja) | ソート処理方法 | |
| Chung | On the complexity of sorting in magnetic bubble memory systems | |
| US6577165B1 (en) | Uni-sized clock buffers | |
| Lin et al. | Two-dimensional rank-order filter by using max-min sorting network | |
| SU1026164A1 (ru) | Магазинное запоминающее устройство | |
| JPS627578B2 (enrdf_load_stackoverflow) | ||
| CN103038744A (zh) | 数据移位器及其控制方法、复用器、数据筛分器和数据分类器 | |
| JPH11259436A (ja) | データ並列処理方法 | |
| JPH0797310B2 (ja) | ソ−ト処理装置 | |
| JPH07120264B2 (ja) | ソート処理装置 | |
| US3033456A (en) | Apparatus for multiplying binary numbers | |
| KR100329735B1 (ko) | 비트시리얼디지틀정렬기 |