JPS626374B2 - - Google Patents

Info

Publication number
JPS626374B2
JPS626374B2 JP16689781A JP16689781A JPS626374B2 JP S626374 B2 JPS626374 B2 JP S626374B2 JP 16689781 A JP16689781 A JP 16689781A JP 16689781 A JP16689781 A JP 16689781A JP S626374 B2 JPS626374 B2 JP S626374B2
Authority
JP
Japan
Prior art keywords
phase
circuit
output
variable delay
delay circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP16689781A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5868342A (ja
Inventor
Terutoshi Furukawa
Bunji Takahashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP16689781A priority Critical patent/JPS5868342A/ja
Publication of JPS5868342A publication Critical patent/JPS5868342A/ja
Publication of JPS626374B2 publication Critical patent/JPS626374B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04H—BROADCAST COMMUNICATION
    • H04H20/00—Arrangements for broadcast or for distribution combined with broadcast
    • H04H20/65—Arrangements characterised by transmission systems for broadcast
    • H04H20/67—Common-wave systems, i.e. using separate transmitters operating on substantially the same frequency
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04H—BROADCAST COMMUNICATION
    • H04H40/00—Arrangements specially adapted for receiving broadcast information
    • H04H40/18—Arrangements characterised by circuits or components specially adapted for receiving
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0337—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Mobile Radio Communication Systems (AREA)
  • Radio Transmission System (AREA)
JP16689781A 1981-10-19 1981-10-19 自動位相保持装置 Granted JPS5868342A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16689781A JPS5868342A (ja) 1981-10-19 1981-10-19 自動位相保持装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16689781A JPS5868342A (ja) 1981-10-19 1981-10-19 自動位相保持装置

Publications (2)

Publication Number Publication Date
JPS5868342A JPS5868342A (ja) 1983-04-23
JPS626374B2 true JPS626374B2 (en:Method) 1987-02-10

Family

ID=15839649

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16689781A Granted JPS5868342A (ja) 1981-10-19 1981-10-19 自動位相保持装置

Country Status (1)

Country Link
JP (1) JPS5868342A (en:Method)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63232632A (ja) * 1987-03-20 1988-09-28 Fujitsu Ltd 送信信号位相同期化制御方式

Also Published As

Publication number Publication date
JPS5868342A (ja) 1983-04-23

Similar Documents

Publication Publication Date Title
US5331294A (en) Oscillation circuit including a ring oscillator having a changeable number of inverter circuits
US4845390A (en) Delay control circuit
US4511859A (en) Apparatus for generating a common output signal as a function of any of a plurality of diverse input signals
JP2730280B2 (ja) ディジタル・タイム・ベース発性回路および２つの出力信号間の遅延時間調整方法
JPH04505539A (ja) 位相ロック回路及び該位相ロック回路より成る周波数逓倍器
US6084441A (en) Apparatus for and method of processing data
US5268654A (en) Phase locked loop clock changeover apparatus in which the VCO is set to an initial value
US4117420A (en) Phase-locked loop with switchable loop filter
US4309662A (en) Circuit for rapidly resynchronizing a clock
US6034558A (en) Method and apparatus for compensating for thermal drift in a logic circuit
JPH07508621A (ja) デジタルセル式無線ネットワークのベースステーション用の発振ユニット
US4853841A (en) Arrangement for the individual adaptation of a serial interface of a data processing system to a data transmission speed of a communication partner
JPS626374B2 (en:Method)
US4363003A (en) Phase locked loop for use with discontinuous input signals
US4780681A (en) Digital phase locked loop using fixed frequency oscillator and simulated time-shifting
US6169437B1 (en) Variable delay module
SU582574A1 (ru) Устройство фазовой подстройки частоты
JP2002314413A (ja) 位相同期ループ回路
JPH0237727B2 (en:Method)
JP3246459B2 (ja) 刻時同期方法及び刻時同期回路
RU2260904C1 (ru) Генератор импульсов с автоподстройкой частоты
JPS5818357Y2 (ja) 自動発振周波数調整装置
CA1296073C (en) Clock holdover circuit
JP2571146B2 (ja) デジタルテープレコーダーの同期システム
JPH0357715B2 (en:Method)