JPS625406A - 状態装置 - Google Patents
状態装置Info
- Publication number
- JPS625406A JPS625406A JP61100810A JP10081086A JPS625406A JP S625406 A JPS625406 A JP S625406A JP 61100810 A JP61100810 A JP 61100810A JP 10081086 A JP10081086 A JP 10081086A JP S625406 A JPS625406 A JP S625406A
- Authority
- JP
- Japan
- Prior art keywords
- state
- change
- input
- time
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000008859 change Effects 0.000 claims description 133
- 230000004044 response Effects 0.000 claims description 9
- 238000001514 detection method Methods 0.000 description 17
- 238000010586 diagram Methods 0.000 description 13
- 230000006870 function Effects 0.000 description 8
- 230000003111 delayed effect Effects 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 230000007704 transition Effects 0.000 description 3
- 230000001934 delay Effects 0.000 description 2
- 230000000977 initiatory effect Effects 0.000 description 2
- 230000000593 degrading effect Effects 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/045—Programme control other than numerical control, i.e. in sequence controllers or logic controllers using logic state machines, consisting only of a memory or a programmable logic device containing the logic for the controlled machine and in which the state of its outputs is dependent on the state of its inputs or part of its own output states, e.g. binary decision controllers, finite state controllers
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Automation & Control Theory (AREA)
- Programmable Controllers (AREA)
- Logic Circuits (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US730920 | 1985-05-06 | ||
| US06/730,920 US4740891A (en) | 1985-05-06 | 1985-05-06 | Asynchronous state machine |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS625406A true JPS625406A (ja) | 1987-01-12 |
| JPH0564362B2 JPH0564362B2 (enExample) | 1993-09-14 |
Family
ID=24937339
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP61100810A Granted JPS625406A (ja) | 1985-05-06 | 1986-04-30 | 状態装置 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US4740891A (enExample) |
| JP (1) | JPS625406A (enExample) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2007003951A (ja) * | 2005-06-24 | 2007-01-11 | Nec Corp | 光学部材、光源装置、表示装置及び端末装置 |
| JP2007304187A (ja) * | 2006-05-09 | 2007-11-22 | Fuji Xerox Co Ltd | 光アドレス型表示媒体の書き込み方法およびそれに用いる外光遮断部材、並びに光アドレス型表示媒体の書き込み装置 |
| JP2008116913A (ja) * | 2006-10-13 | 2008-05-22 | Nec Lcd Technologies Ltd | 光学素子の製造方法、光学素子、照明光学装置、表示装置および電子機器 |
Families Citing this family (26)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5157595A (en) * | 1985-07-19 | 1992-10-20 | El Paso Technologies, Company | Distributed logic control system and method |
| US4931975A (en) * | 1987-12-21 | 1990-06-05 | Johnson Service Company | Microprocessor-based controller with synchronous reset |
| US5051936A (en) * | 1987-12-21 | 1991-09-24 | Johnson Service Company | Microprocessor-based controller with synchronous reset |
| JPH0719121B2 (ja) * | 1988-01-11 | 1995-03-06 | 三菱電機株式会社 | プログラマブルコントローラの時分割入力方法 |
| US5179705A (en) * | 1988-03-23 | 1993-01-12 | Dupont Pixel Systems, Ltd. | Asynchronous arbiter state machine for arbitrating between operating devices requesting access to a shared resource |
| US4984192A (en) * | 1988-12-02 | 1991-01-08 | Ultrasystems Defense Inc. | Programmable state machines connectable in a reconfiguration switching network for performing real-time data processing |
| CA2038646C (en) * | 1990-03-20 | 1995-02-07 | Katsumi Oomuro | Atm communication system with optimal traffic control by changing the allocated bandwidth |
| CA2057249A1 (en) * | 1990-12-21 | 1992-06-22 | Douglas A. Goss | Signal conditioning logic |
| GB2252432B (en) * | 1991-02-01 | 1994-09-28 | Intel Corp | Method and apparatus for operating a computer bus using selectable clock frequencies |
| US5325401A (en) * | 1992-03-13 | 1994-06-28 | Comstream Corporation | L-band tuner with quadrature downconverter for PSK data applications |
| US5400237A (en) * | 1992-05-11 | 1995-03-21 | Simmonds Precision Products, Inc. | PWM inverter controller with waveform memory |
| US5408573A (en) * | 1992-06-17 | 1995-04-18 | Johnson Service Company | Integrated motor controller |
| US5694327A (en) * | 1992-09-02 | 1997-12-02 | Texas Instruments Incorporated | Asynchronous state machine attribute compeller |
| EP0629933A1 (en) * | 1993-06-15 | 1994-12-21 | International Business Machines Corporation | An auto-sequenced state machine |
| US5579349A (en) * | 1993-06-30 | 1996-11-26 | Intel Corporation | Circuitry for resolving multiple asynchronous state inputs |
| US5706473A (en) * | 1995-03-31 | 1998-01-06 | Synopsys, Inc. | Computer model of a finite state machine having inputs, outputs, delayed inputs and delayed outputs |
| US5909369A (en) * | 1996-07-24 | 1999-06-01 | Network Machines, Inc. | Coordinating the states of a distributed finite state machine |
| US5787273A (en) * | 1996-12-13 | 1998-07-28 | Advanced Micro Devices, Inc. | Multiple parallel identical finite state machines which share combinatorial logic |
| US6292023B1 (en) | 1999-09-29 | 2001-09-18 | Agere Systems Guardian Corp. | Spike-triggered asynchronous finite state machine |
| US6986146B2 (en) * | 2001-05-30 | 2006-01-10 | Siemens Communications, Inc. | Method and apparatus for providing a state machine operating on a real-time operating system |
| US7776529B2 (en) * | 2003-12-05 | 2010-08-17 | Life Technologies Corporation | Methine-substituted cyanine dye compounds |
| US7590470B2 (en) * | 2004-01-23 | 2009-09-15 | Aos Holding Company | Heating apparatus and method of detecting a short-cycling condition |
| EP1782156A1 (en) * | 2004-08-17 | 2007-05-09 | Koninklijke Philips Electronics N.V. | Mixed signal integrated circuit |
| EP1885718B1 (en) * | 2005-05-11 | 2017-03-15 | Life Technologies Corporation | Fluorescent chemical compounds having high selectivity for double stranded dna, and methods for their use |
| WO2021041793A2 (en) * | 2019-08-29 | 2021-03-04 | Carnegie Mellon University | Method for securing logic circuits |
| CN111679815B (zh) * | 2020-06-04 | 2024-02-09 | 广州视源电子科技股份有限公司 | 异步操作方法和装置、存储介质及相关设备 |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4167789A (en) * | 1969-04-16 | 1979-09-11 | The Aiken Fund, Inc. | Asynchronous circuit and system |
| US4390969A (en) * | 1980-04-21 | 1983-06-28 | Burroughs Corporation | Asynchronous data transmission system with state variable memory and handshaking protocol circuits |
| US4562427A (en) * | 1983-01-28 | 1985-12-31 | Ncr Corporation | System and method for stabilizing asynchronous state machines |
| JPH0782414B2 (ja) * | 1983-05-24 | 1995-09-06 | 日本電気株式会社 | 情報処理装置 |
| US4663545A (en) * | 1984-11-15 | 1987-05-05 | Motorola, Inc. | High speed state machine |
-
1985
- 1985-05-06 US US06/730,920 patent/US4740891A/en not_active Expired - Lifetime
-
1986
- 1986-04-30 JP JP61100810A patent/JPS625406A/ja active Granted
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2007003951A (ja) * | 2005-06-24 | 2007-01-11 | Nec Corp | 光学部材、光源装置、表示装置及び端末装置 |
| JP2007304187A (ja) * | 2006-05-09 | 2007-11-22 | Fuji Xerox Co Ltd | 光アドレス型表示媒体の書き込み方法およびそれに用いる外光遮断部材、並びに光アドレス型表示媒体の書き込み装置 |
| JP2008116913A (ja) * | 2006-10-13 | 2008-05-22 | Nec Lcd Technologies Ltd | 光学素子の製造方法、光学素子、照明光学装置、表示装置および電子機器 |
Also Published As
| Publication number | Publication date |
|---|---|
| US4740891A (en) | 1988-04-26 |
| JPH0564362B2 (enExample) | 1993-09-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS625406A (ja) | 状態装置 | |
| US6862250B2 (en) | Circuit and method for generating output control signal in synchronous semiconductor memory device | |
| EP0135879B1 (en) | Interface circuit and method for connecting a memory controller with a synchronous or an asynchronous bus system | |
| JP3856696B2 (ja) | 2倍データ速度同期式動的ランダムアクセスメモリのための構成可能同期装置 | |
| US5502822A (en) | Asynchronous data transmission system | |
| US4070630A (en) | Data transfer synchronizing circuit | |
| JPH11316706A (ja) | データ高速転送同期システム及びデータ高速転送同期方法 | |
| JP2928866B2 (ja) | プログラマブルなデータ転送タイミング | |
| JPH0784863A (ja) | 情報処理装置およびそれに適した半導体記憶装置 | |
| US6452864B1 (en) | Interleaved memory device for sequential access synchronous reading with simplified address counters | |
| JPH0550775B2 (enExample) | ||
| EP0411759B1 (en) | Synchronizer using clock phase extrapolation | |
| JP3672323B2 (ja) | タイミング信号発生器 | |
| JPH11265313A (ja) | 記憶装置 | |
| US6442223B1 (en) | Method and system for data transfer | |
| US6118312A (en) | Clock switch circuit | |
| US5940599A (en) | Data processor | |
| KR100592188B1 (ko) | 에스디램 엑세스를 위한 데이터 인터페이스장치 | |
| JP3127661B2 (ja) | スキュー補正データ転送回路 | |
| KR19990075644A (ko) | 데이터 스트로우브 신호를 사용한 데이터 입력 회로 | |
| JP2783495B2 (ja) | クロック乗せ換え回路 | |
| JP2004029947A (ja) | クロック生成装置及びオーディオデータ処理装置 | |
| KR0169789B1 (ko) | 클럭주기가 다른 블럭들의 데이타 전송방법 및 회로 | |
| EP1122733A1 (en) | Internal regeneration of the address latch enable (ALE) signal of a protocol of management of a burst interleaved memory and relative circuit | |
| EP0520675A2 (en) | Flushable delay line |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |