JPS625380B2 - - Google Patents
Info
- Publication number
- JPS625380B2 JPS625380B2 JP2821779A JP2821779A JPS625380B2 JP S625380 B2 JPS625380 B2 JP S625380B2 JP 2821779 A JP2821779 A JP 2821779A JP 2821779 A JP2821779 A JP 2821779A JP S625380 B2 JPS625380 B2 JP S625380B2
- Authority
- JP
- Japan
- Prior art keywords
- block
- syndrome
- shortened
- circuit
- address buffer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
- Error Detection And Correction (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2821779A JPS55121758A (en) | 1979-03-13 | 1979-03-13 | Decoder for cyclic code |
| US06/129,486 US4320511A (en) | 1979-03-13 | 1980-03-11 | Method and device for conversion between a cyclic and a general code sequence by the use of dummy zero bit series |
| CA000347495A CA1148660A (en) | 1979-03-13 | 1980-03-12 | Method and device for carrying out conversion between a cyclic and a general code sequence by the use of a hypothetical zero bit series |
| GB8008302A GB2050121B (en) | 1979-03-13 | 1980-03-12 | Method and device for carrying out conversion between a cyclic and a general code sequence by the use of a hypothetical zero bit series |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2821779A JPS55121758A (en) | 1979-03-13 | 1979-03-13 | Decoder for cyclic code |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS55121758A JPS55121758A (en) | 1980-09-19 |
| JPS625380B2 true JPS625380B2 (enExample) | 1987-02-04 |
Family
ID=12242455
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2821779A Granted JPS55121758A (en) | 1979-03-13 | 1979-03-13 | Decoder for cyclic code |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS55121758A (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH01160118A (ja) * | 1987-12-16 | 1989-06-23 | Fujitsu Ltd | Bch復号器 |
-
1979
- 1979-03-13 JP JP2821779A patent/JPS55121758A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS55121758A (en) | 1980-09-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR101433620B1 (ko) | 처리량을 높이기 위하여 더블 버퍼링 구조와 파이프라이닝기법을 이용하는 디코더 및 그 디코딩 방법 | |
| US4833679A (en) | Method and apparatus with improved error correction and error information availability | |
| JP2821324B2 (ja) | 誤り訂正回路 | |
| SU1271382A3 (ru) | Устройство дл декодировани слов данных,передаваемых по каналу передачи данных и поблочно защищенных посредством корректирующего кода (его варианты) | |
| KR100425548B1 (ko) | 디지털통신시스템 | |
| JP3046988B2 (ja) | データストリームのフレーム同期検出方法及び装置 | |
| US4890287A (en) | On-the-fly error correction | |
| US4488302A (en) | Burst error correction using cyclic block codes | |
| EP0944963B1 (en) | Shortened fire code error-trapping decoding method and apparatus | |
| US5604646A (en) | Data error correcting method and signal processing unit for disk accessing apparatus | |
| EP0753942A2 (en) | Word-wise processing for reed-solomon codes | |
| JPS5846741A (ja) | 復号器 | |
| US4320511A (en) | Method and device for conversion between a cyclic and a general code sequence by the use of dummy zero bit series | |
| US5268908A (en) | Low data delay triple coverage code apparatus for on-the-fly error correction | |
| US4159469A (en) | Method and apparatus for the coding and decoding of digital information | |
| JPH0221180B2 (enExample) | ||
| KR100638741B1 (ko) | 프로그램 가능한 오류정정 부호화 장치 | |
| JPS625380B2 (enExample) | ||
| US5243604A (en) | On-the-fly error correction | |
| JP2710427B2 (ja) | データブロック信号伝送方法及びその装置 | |
| KR100717976B1 (ko) | 의사 프로덕트 코드 엔코딩 및 디코딩 장치 및 방법 | |
| USRE34088E (en) | On-the-fly error correction | |
| EP0306020B1 (en) | Error correction coding and decoding circuit for digitally coded information | |
| JPS6229930B2 (enExample) | ||
| JP2000196467A (ja) | 誤り訂正符号化器および誤り訂正復号器 |