JPS625356U - - Google Patents
Info
- Publication number
- JPS625356U JPS625356U JP9424285U JP9424285U JPS625356U JP S625356 U JPS625356 U JP S625356U JP 9424285 U JP9424285 U JP 9424285U JP 9424285 U JP9424285 U JP 9424285U JP S625356 U JPS625356 U JP S625356U
- Authority
- JP
- Japan
- Prior art keywords
- address
- circuit
- gate
- processing unit
- central processing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000002093 peripheral effect Effects 0.000 claims description 5
- 238000010586 diagram Methods 0.000 description 2
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9424285U JPS625356U (enExample) | 1985-06-21 | 1985-06-21 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9424285U JPS625356U (enExample) | 1985-06-21 | 1985-06-21 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS625356U true JPS625356U (enExample) | 1987-01-13 |
Family
ID=30957510
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP9424285U Pending JPS625356U (enExample) | 1985-06-21 | 1985-06-21 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS625356U (enExample) |
-
1985
- 1985-06-21 JP JP9424285U patent/JPS625356U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR910005174A (ko) | 이중영역 기억장치 제어기 및 그 제어방법 | |
| JPS625356U (enExample) | ||
| JPS6399952U (enExample) | ||
| JPH029936U (enExample) | ||
| JPS6266344U (enExample) | ||
| JPS6433659A (en) | Bus timing control system | |
| JPS58152047U (ja) | ３ステ−トゲ−トの制御回路 | |
| JPS61192353U (enExample) | ||
| JPS6312242U (enExample) | ||
| JPS61603U (ja) | プログラマブル・コントロ−ラ | |
| JPH0386458U (enExample) | ||
| JPS6057855U (ja) | デュアルｃｐｕ方式情報処理装置 | |
| JPH0214152U (enExample) | ||
| JPS6444475U (enExample) | ||
| JPS61267834A (ja) | スタツク方式 | |
| JPS62183257U (enExample) | ||
| JPS5851336U (ja) | ダイレクト・メモリ・アクセス制御回路 | |
| JPH01164548U (enExample) | ||
| JPH0289543U (enExample) | ||
| JPS6087050U (ja) | デ−タ転送制御装置 | |
| JPS6439540U (enExample) | ||
| JPH033059U (enExample) | ||
| JPS62162748U (enExample) | ||
| JPS5997472U (ja) | ロジツクアナライザのトリガ設定回路 | |
| JPS63106227U (enExample) |