JPS6250980B2 - - Google Patents
Info
- Publication number
- JPS6250980B2 JPS6250980B2 JP54170984A JP17098479A JPS6250980B2 JP S6250980 B2 JPS6250980 B2 JP S6250980B2 JP 54170984 A JP54170984 A JP 54170984A JP 17098479 A JP17098479 A JP 17098479A JP S6250980 B2 JPS6250980 B2 JP S6250980B2
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor device
- conductive layer
- package
- external leads
- short
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/60—Protection against electrostatic charges or discharges, e.g. Faraday shields
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/15165—Monolayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16195—Flat cap [not enclosing an internal cavity]
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Lead Frames For Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17098479A JPS5694764A (en) | 1979-12-28 | 1979-12-28 | Protection method of semiconductor device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17098479A JPS5694764A (en) | 1979-12-28 | 1979-12-28 | Protection method of semiconductor device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5694764A JPS5694764A (en) | 1981-07-31 |
| JPS6250980B2 true JPS6250980B2 (OSRAM) | 1987-10-28 |
Family
ID=15914967
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP17098479A Granted JPS5694764A (en) | 1979-12-28 | 1979-12-28 | Protection method of semiconductor device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5694764A (OSRAM) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0642213U (ja) * | 1992-11-11 | 1994-06-03 | 大日本インキ化学工業株式会社 | 配送伝票 |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0629920B2 (ja) * | 1982-11-04 | 1994-04-20 | セイコーエプソン株式会社 | 液晶電気光学装置の製造方法 |
| JPS6177345A (ja) * | 1984-09-21 | 1986-04-19 | Fujitsu Ltd | 半導体装置の製造方法 |
| DE102004031391B4 (de) * | 2004-06-29 | 2009-06-04 | Osram Opto Semiconductors Gmbh | Elektronisches Bauteil mit Gehäuse zum ESD-Schutz |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS50105545U (OSRAM) * | 1974-02-04 | 1975-08-30 | ||
| JPS576255A (en) * | 1980-06-12 | 1982-01-13 | Kikai Syst Shinko Kyokai | Solar heat collector |
-
1979
- 1979-12-28 JP JP17098479A patent/JPS5694764A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0642213U (ja) * | 1992-11-11 | 1994-06-03 | 大日本インキ化学工業株式会社 | 配送伝票 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5694764A (en) | 1981-07-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2522889B2 (ja) | 電子パッケ―ジアセンブリとその製造方法 | |
| US3983458A (en) | Electrical device assembly and method | |
| US3187242A (en) | Stacked electrical capacitors | |
| US5440802A (en) | Method of making wire element ceramic chip fuses | |
| JP6438418B2 (ja) | 表面装着可能な電気的回路保護デバイス | |
| JPS6250980B2 (OSRAM) | ||
| US4205365A (en) | Boxed capacitor with bimetallic terminals and method of making | |
| US5864277A (en) | Overload current protection | |
| US4630170A (en) | Decoupling capacitor and method of manufacture thereof | |
| EP0142971A2 (en) | Capacitor and method of packaging it | |
| CN105244327A (zh) | 电子装置模块及其制造方法 | |
| JPS59154054A (ja) | ワイヤおよびそれを用いた半導体装置 | |
| US3359360A (en) | Xelectronic c component assembly including a mounting bracket with removable loops | |
| JPH09283363A (ja) | チップ部品およびその製造方法 | |
| JPH0590333A (ja) | フイルム実装型半導体装置 | |
| CN115632046B (zh) | 一种芯片封装结构及其制作方法 | |
| JP2002359325A (ja) | 半導体装置用基板その製造方法および半導体装置 | |
| JP2963420B2 (ja) | 角形チップ状電子部品 | |
| JP2533638B2 (ja) | 回路基板の製造方法 | |
| JP2755148B2 (ja) | 半導体装置 | |
| GB2172433A (en) | Decoupling capacitor and method of manufacture thereof | |
| JPS6360547A (ja) | 半導体搭載用基板 | |
| JPH0515318B2 (OSRAM) | ||
| JPS5816549A (ja) | 半導体装置の容器 | |
| JPS6384096A (ja) | 回路基板 |