JPS6243980A - Video mixture amplifier - Google Patents

Video mixture amplifier

Info

Publication number
JPS6243980A
JPS6243980A JP18471885A JP18471885A JPS6243980A JP S6243980 A JPS6243980 A JP S6243980A JP 18471885 A JP18471885 A JP 18471885A JP 18471885 A JP18471885 A JP 18471885A JP S6243980 A JPS6243980 A JP S6243980A
Authority
JP
Japan
Prior art keywords
video
fader
signal
circuit
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP18471885A
Other languages
Japanese (ja)
Inventor
Kenji Yamamoto
賢司 山本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP18471885A priority Critical patent/JPS6243980A/en
Publication of JPS6243980A publication Critical patent/JPS6243980A/en
Pending legal-status Critical Current

Links

Landscapes

  • Studio Circuits (AREA)

Abstract

PURPOSE:To obtain an excellent video mixture characteristic by providing a video mixture circuit, a gain control circuit and a control signal circuit. CONSTITUTION:Since in a video mixture circuit 3, a signal is mixed by a control output 11 from a control input 4, the signal supplied to a video input terminal 1 outputs a ratio of a fader voltage C to a sum of fader voltages C, D and a signal supplied to a video input terminal 2 outputs the ratio of the fader voltage D to the sum of the fader voltages C, D and they are mixed and outputted. A signal multiplied by the sum of the fader voltages C, D in a gain control circuit 5 and supplied to the video input terminal 1 in an output terminal 7 to obtain a mixture signal multiplied by the fader voltage C and the signal supplied to the video input terminal 2 to obtain the mixture signal multiplied by the fader voltage D. Thereby, an excellent video mixture characteristic can be obtained.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明はテレビスタジオ伝送系などに用いられる映像混
合増幅器に関する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a video mixing amplifier used in a television studio transmission system or the like.

〔従来の技術〕[Conventional technology]

従来、この種の映像混合増幅器には、1本フェーダを用
いる方式と2本フェーダを用いる方式とがあった。1本
フェーダ一方式は、第4図のブロック図に示すように、
2つの映像信号入力信号1゜2と混合比を制御する制御
入力信号21とを持つ混合増幅器20からなり、その混
合比は制御入力電圧により、第3図の特性図のように変
化させることができる。すなわち、フェーダー電圧をE
のように「0〜1」と変化させると、映i*偵号A。
Conventionally, there have been two types of video mixing amplifiers of this type: one using one fader and the other using two faders. As shown in the block diagram of Fig. 4, the one-fader one-way system is as follows:
It consists of a mixing amplifier 20 having two video signal input signals 1°2 and a control input signal 21 for controlling the mixing ratio, and the mixing ratio can be changed as shown in the characteristic diagram in FIG. 3 by the control input voltage. can. In other words, the fader voltage is set to E
If you change it from 0 to 1 like this, you get Ei*Reaigo A.

Bは混合割合F、Gに従って出力される。この1本フェ
ーダ一方式の特徴は、2つの映像信号の和が100%と
なる混合時のクロスフェード特性がすぐれているが、2
つの映像信号の和が100%とならない場合が不可能で
あった。
B is output according to the mixing ratios F and G. The feature of this one-fader type is that it has excellent cross-fade characteristics when mixing two video signals where the sum of the two video signals is 100%.
This was impossible in cases where the sum of two video signals did not equal 100%.

一方、2本7工−ダ一方式は、第5図のブロック図に示
すように、1つの映像信号端子1(2)と利得制御入力
信号25(26)とを持つ2つの利得制御回路22.2
3からの出力を混合回路24で混合して出力端子7から
枢出す2つの映像信号の混合出力とする混合増幅器であ
る。この方式の特徴は、2つの映像信号の相が100優
とならない混合出力も得られるが、通常の和が10(l
となる混合時のクロスフェード特性が良くないことであ
った。
On the other hand, as shown in the block diagram of FIG. 5, the 2-wire, 7-wire one type has two gain control circuits 22 each having one video signal terminal 1 (2) and a gain control input signal 25 (26). .2
This is a mixing amplifier that mixes the outputs from the three video signals in a mixing circuit 24 and outputs a mixed output of two video signals from an output terminal 7. The feature of this method is that it is possible to obtain a mixed output in which the phase of the two video signals is not more than 100, but the normal sum is 10(l).
The problem was that the cross-fade characteristics during mixing were not good.

〔発明が解決しようとする問題点〕[Problem that the invention seeks to solve]

上述した従来の混合増1f!1iif!は、和が100
%となる時の特性が良く、さらに昶が100優とならな
い混合もできるという2つの項目を満足することができ
ないという欠点がある。
The conventional mixing increase 1f mentioned above! 1iif! The sum is 100
It has the disadvantage of not being able to satisfy the two requirements of having good properties when the ratio is 100%, and also being able to mix without the ratio being 100%.

本発明の目的は、こ扛らの欠点を解決し、クロスフェー
ド特性がすぐれ、)口が100優とならないような混合
特性も得られるようにし友映葎混合増幅器を提供するこ
とにおる。
The object of the present invention is to solve these drawbacks and provide a mixing amplifier which has excellent cross-fade characteristics and can also provide mixing characteristics with less than 100 points.

〔問題点を解決するだめの手段〕[Failure to solve the problem]

本発明の映像混合増幅器は、2つの映像信号入力信号を
第1の制御信号によってその混合割合を変化させて出力
する映像混合回路と、この映9R混合器の出力を第2の
制御信号により利得制御する利得制御回路と、前記第1
の制御信号を2本の7ヱーダー電圧のnK対する1方の
フェーダー電圧として出力し前記第2の制御信号を2本
のフェーダ−電圧のオロとして出力する制御信号回路と
を含み購成さ扛る。
The video mixing amplifier of the present invention includes a video mixing circuit that outputs two video signal input signals by changing the mixing ratio using a first control signal, and a video mixing circuit that changes the mixing ratio of two video input signals using a first control signal, and outputs the output from the video 9R mixer using a gain control signal. a gain control circuit for controlling the gain control circuit;
and a control signal circuit that outputs the control signal as one fader voltage for two 7-degree voltages nK, and outputs the second control signal as the overlap of the two fader voltages. .

〔実施例〕〔Example〕

次に本発明について図面を参照して説明する。 Next, the present invention will be explained with reference to the drawings.

第1図は本発明の一実施例のブロック図である。FIG. 1 is a block diagram of one embodiment of the present invention.

本実施例は、2つの映像入力信号1.2と制御入力信号
4とを持つ映像混合回路3と、制御入力信号6を待つ利
得制御回路5と、外部制御入力信号8.9を持つ制御電
圧変換回路lOとから構成されている。
This embodiment includes a video mixing circuit 3 having two video input signals 1.2 and a control input signal 4, a gain control circuit 5 waiting for a control input signal 6, and a control voltage having an external control input signal 8.9. It is composed of a conversion circuit IO.

次に、この実施例の動作について説明する。外部制御入
力信号8.9に供給される電圧は各々第2図の特性図に
示されるようなフェーダ−電圧C1Dとなっており、制
御電圧変換回路10は制御出力11にフェーダー電圧C
、I)の和に対するフェーダ−電圧Cの比を出力し、フ
ェーダ−電圧C1■)の和を制御出力12に変換して出
力している。
Next, the operation of this embodiment will be explained. The voltages supplied to the external control input signals 8 and 9 are fader voltages C1D as shown in the characteristic diagram of FIG.
, I) is output, and the sum of the fader voltages C1) is converted into a control output 12 and output.

映像混合回路3では、制御人力4からの制御′電圧(制
御出力11)により第3図のように混合されるので、映
像入力信号1に供給された信号は、フェーダ−電圧C、
Dの和に対するフェーダー電圧Cの比に、映像入力信号
2に供給された信号は、7エーダ電圧C21)の和に対
するフェーダ−電圧りの比として混合されて出力される
In the video mixing circuit 3, the control voltage (control output 11) from the control unit 4 is mixed as shown in FIG.
The signal supplied to the video input signal 2 is mixed with the ratio of the fader voltage C to the sum of the seven fader voltages C21) and output.

このフェーダーを連動する場合、フェーダー電圧C,D
の相線、第2図より常にrlJとなるから、制御出力1
1には、フェーダ−電圧Cが、制御出力12には「1」
が現扛る。このとき制御入力信号6には「1」が供給さ
れ、利得制御回路3の利得は常に「1」となり、制御入
力信号4にはフェーダ−電圧Cが供給されるので、第1
図のブロック図は第4図の1本フェーダ一方式映像混合
増幅器と等価となる。
When this fader is linked, fader voltage C, D
Since the phase line of is always rlJ from Fig. 2, the control output 1
1, the fader voltage C is "1", and the control output 12 is "1".
is present. At this time, "1" is supplied to the control input signal 6, the gain of the gain control circuit 3 is always "1", and the fader voltage C is supplied to the control input signal 4, so that the first
The block diagram in the figure is equivalent to the one-fader, one-way video mixing amplifier shown in FIG.

また、フェーダ−を分離した場合は、映像入力信号1.
2に供給された信号は映像混合回路3でれる。さらに利
得制御回路5でフェーダー電圧C1Dの和倍に増暢され
るので、出力端子7には映像入力信号1に供給された信
号はフェーダ−電圧C倍、映像入力信号2に供給された
信号はフェーダ−電圧り倍に混合された信号が得られる
In addition, when the faders are separated, the video input signal 1.
The signal supplied to 2 is output to a video mixing circuit 3. Further, the gain control circuit 5 multiplies the signal to the sum of the fader voltage C1D, so the signal supplied to the video input signal 1 is multiplied by the fader voltage C, and the signal supplied to the video input signal 2 is multiplied by the fader voltage C to the output terminal 7. A signal mixed twice as much as the fader voltage is obtained.

これは第5図の2本フェーダ一方式のように、2つの映
像入力信号を独立に制御でき、和が100チとならない
混合が可能で、例えばフェーダ−電圧13=1.フェー
ダー電圧14=1の場合は、2つの映像入力信号1,2
に供給された信号が6各100%づつ混合されることに
なる。
This is like the two-fader single system shown in FIG. 5, which allows two video input signals to be controlled independently and can be mixed so that the sum does not add up to 100. For example, fader voltage 13 = 1. When fader voltage 14=1, two video input signals 1 and 2
The signals supplied to the 6 signals are mixed at 100% each.

〔発明の効果〕〔Effect of the invention〕

以上説明したように、本発明は、映像混合回路と利得調
整回路とを直列に接続し、制御信号としニーダ−電圧の
和とを用いることにより、和が100%となる混合時の
クロスフェード特性が良く、和が100%以外になる混
合も可能となるというすぐれた映像混合特性を得ること
ができる。
As explained above, the present invention connects a video mixing circuit and a gain adjustment circuit in series, and uses the sum of kneader voltages as a control signal, thereby achieving cross-fade characteristics during mixing where the sum becomes 100%. It is possible to obtain excellent video mixing characteristics in which the sum is not 100%.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明の一実施例の映像混合増幅器のブロック
図、第2図はフェーダ−位置によるフェ−ダー電圧の特
性図、第3図は映像混合回路における制御電圧と混合割
合の関係を示す特性図、第4図は従来の1本フェーダ一
方式の映慄混合増幅器のブロック図、第5図は従来の2
本フェーダ一方式の映像混合増幅器のブロック図である
。 1.2・・・・・・映像入力信号、3.20・・・・・
・映像混合回路、4,6,21,25.26・・・・・
・制御入力信号、5.22,23・・・・・・利得制御
回路、7・・・・・・出力端子、8.9・・・・・・外
部制御入力信号、10・・・・・・制御信号変換回路、
11,12・・・・・・制御出力、24・・・・・・混
合回路。
Figure 1 is a block diagram of a video mixing amplifier according to an embodiment of the present invention, Figure 2 is a characteristic diagram of fader voltage depending on fader position, and Figure 3 is a diagram showing the relationship between control voltage and mixing ratio in the video mixing circuit. Figure 4 is a block diagram of a conventional one-fader single-type video and vibration mixing amplifier, and Figure 5 is a block diagram of a conventional
FIG. 2 is a block diagram of the present one-fader type video mixing amplifier. 1.2...Video input signal, 3.20...
・Video mixing circuit, 4, 6, 21, 25. 26...
・Control input signal, 5.22, 23... Gain control circuit, 7... Output terminal, 8.9... External control input signal, 10...・Control signal conversion circuit,
11, 12...Control output, 24...Mixing circuit.

Claims (1)

【特許請求の範囲】[Claims] 2つの映像信号入力信号を第1の制御信号によってその
混合割合を変化させて出力する映像混合回路と、この映
像混合器の出力を第2の制御信号により利得制御する利
得制御回路と、前記第1の制御信号を2本のフェーダー
電圧の和に対する1方のフェーダー電圧として出力し前
記第2の制御信号を2本のフェーダー電圧の和として出
力する制御信号回路とを含む映像混合増幅器。
a video mixing circuit that outputs two video signal input signals by changing the mixing ratio thereof using a first control signal; a gain control circuit that performs gain control of the output of the video mixer using a second control signal; a control signal circuit that outputs one control signal as one fader voltage for the sum of two fader voltages, and outputs the second control signal as the sum of the two fader voltages.
JP18471885A 1985-08-21 1985-08-21 Video mixture amplifier Pending JPS6243980A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP18471885A JPS6243980A (en) 1985-08-21 1985-08-21 Video mixture amplifier

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18471885A JPS6243980A (en) 1985-08-21 1985-08-21 Video mixture amplifier

Publications (1)

Publication Number Publication Date
JPS6243980A true JPS6243980A (en) 1987-02-25

Family

ID=16158148

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18471885A Pending JPS6243980A (en) 1985-08-21 1985-08-21 Video mixture amplifier

Country Status (1)

Country Link
JP (1) JPS6243980A (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0284110A2 (en) * 1987-03-27 1988-09-28 The Grass Valley Group, Inc. Video special effects apparatus
JPS6489672A (en) * 1987-09-30 1989-04-04 Toshiba Corp Television camera device
US5287187A (en) * 1989-05-15 1994-02-15 Canon Kabushiki Kaisha Video signal processing apparatus displaying image and process information
JP2006279228A (en) * 2005-03-28 2006-10-12 Fuji Xerox Co Ltd Image pickup apparatus
JP2016090773A (en) * 2014-11-04 2016-05-23 株式会社ソニー・コンピュータエンタテインメント Head-mounted display and brightness adjustment method

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0284110A2 (en) * 1987-03-27 1988-09-28 The Grass Valley Group, Inc. Video special effects apparatus
JPS6489672A (en) * 1987-09-30 1989-04-04 Toshiba Corp Television camera device
US5287187A (en) * 1989-05-15 1994-02-15 Canon Kabushiki Kaisha Video signal processing apparatus displaying image and process information
JP2006279228A (en) * 2005-03-28 2006-10-12 Fuji Xerox Co Ltd Image pickup apparatus
JP2016090773A (en) * 2014-11-04 2016-05-23 株式会社ソニー・コンピュータエンタテインメント Head-mounted display and brightness adjustment method
US10162185B2 (en) 2014-11-04 2018-12-25 Sony Interactive Entertainment Inc. Head-mounted display and brightness control method
EP3217390B1 (en) * 2014-11-04 2020-10-28 Sony Interactive Entertainment Inc. Headmount display and brightness adjustment method

Similar Documents

Publication Publication Date Title
US5717763A (en) Vocal mix circuit
JPS6243980A (en) Video mixture amplifier
JPH0517748B2 (en)
JPH0119787B2 (en)
JPS6290088A (en) Video special effect device
JPS5939112A (en) Gain control circuit
JPS6327463Y2 (en)
JPS62105582A (en) Video signal synthesizing device
JPH033039Y2 (en)
JPS6128212A (en) Signal delay device
JPH0346633Y2 (en)
JPH01192284A (en) Video mixing circuit
JPS58154944A (en) Signal matrix circuit
JPH0224406B2 (en)
JP2890786B2 (en) Video mixing amplifier
JPS62219898A (en) Reverberation adding system
JPH0138973Y2 (en)
JPH0391379A (en) Mixing amplifier for video effect
JPS6046688A (en) Color video camera
JPS6123451A (en) Communication controller
JP2502522B2 (en) Magnetic recording / reproducing device
JPS61170139A (en) Digital-analog converter
JP2848056B2 (en) Digital / analog conversion output clock noise reduction circuit
JPH06189324A (en) Color noise reduction circuit at low luminance
JPS6046686A (en) Color video camera