JPH01192284A - Video mixing circuit - Google Patents

Video mixing circuit

Info

Publication number
JPH01192284A
JPH01192284A JP1670788A JP1670788A JPH01192284A JP H01192284 A JPH01192284 A JP H01192284A JP 1670788 A JP1670788 A JP 1670788A JP 1670788 A JP1670788 A JP 1670788A JP H01192284 A JPH01192284 A JP H01192284A
Authority
JP
Japan
Prior art keywords
gain control
negative feedback
video
control circuit
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1670788A
Other languages
Japanese (ja)
Inventor
Hiroshi Takahashi
浩 高橋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP1670788A priority Critical patent/JPH01192284A/en
Publication of JPH01192284A publication Critical patent/JPH01192284A/en
Pending legal-status Critical Current

Links

Landscapes

  • Studio Circuits (AREA)
  • Networks Using Active Elements (AREA)
  • Control Of Amplification And Gain Control (AREA)

Abstract

PURPOSE:To improve the cross fade characteristic with no adjustment by including a gain control circuit of a parallel mixing system into a feedback loop of a negative feedback amplifier. CONSTITUTION:The feedback loop of a negative feedback amplifier 100 is connected in common to input terminals 14, 24, 34 of gain control circuits 10, 20, 30 via a feedback resistor 102 from an output terminal 101. Thus, the gain control circuits 10, 20, 30 are included in the feedback loop of the negative feedback amplifier 100. Then the excellent gain control circuit whose cross fade characteristic is 0% is obtained without any adjustment by the effect of the negative feedback.

Description

【発明の詳細な説明】 [産業上の利用分野] 本発明はテレビスタジオ伝送系に関し、特にテレビジョ
ン信号の映像混合回路に関する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a television studio transmission system, and more particularly to a video mixing circuit for television signals.

[従来の技術] 従来のこの種の映像混合回路を第2図に示す。[Conventional technology] A conventional video mixing circuit of this type is shown in FIG.

複数の映像信号を混合するには第2図(a)の並列方式
と第2図(b)の直列方式がある。
To mix a plurality of video signals, there are a parallel method shown in FIG. 2(a) and a serial method shown in FIG. 2(b).

第2図(a)の並列方式は複数の利得制御回路10.2
0.30が並列に置かれ、各利得制御回路10,20.
30の出力端子13.23゜33が互いに接続され混合
される。混合する信号の優先順位はKEY回路40によ
り設定される。
The parallel system in Fig. 2(a) uses multiple gain control circuits 10.2.
0.30 are placed in parallel, each gain control circuit 10, 20 .
The 30 output terminals 13.23°33 are connected to each other and mixed. The priority order of the signals to be mixed is set by the KEY circuit 40.

通常、KEY回路40で作られる制御信号に、。Normally, the control signal generated by the KEY circuit 40.

に2.に3は、加算したものが常にに1+に2+に3=
1となるように設定され、この時クロスフェード特性が
一番良好な状態となる。この並列方式の場合、段数が1
段ですむため映像特性は良好であるが、各利得制御回路
10,20.30間すなわち利得制御回路10.20間
と20゜30間及び10.30間でクロスフェード特性
の調整を行う必要があり、混合する信号が増加するにつ
れて各チャンネル間で良好なりロスフェード特性を得る
のは難しい。
2. 3 is always added to 1 + 2 + 3 =
1, and at this time the cross-fade characteristics are in the best condition. In this parallel method, the number of stages is 1
The video characteristics are good because only one step is required, but it is necessary to adjust the cross-fade characteristics between each gain control circuit 10, 20.30, that is, between the gain control circuits 10.20, 20.30, and 10.30. However, as the number of signals to be mixed increases, it is difficult to obtain good loss fade characteristics between each channel.

第2図(b)の直列混合方式は、利得制御回路10の出
力端子13が利得制御回路20の入力に接続され、さら
に利得制御回路20の出力端子23が利得制御回路30
の入力に接続されて信号の混合がなされる。この直列方
式における信号の優先順位は、後段優先となりチャンネ
ル間でクロスフェード特性を合せる必要はない。
In the series mixing method shown in FIG. 2(b), the output terminal 13 of the gain control circuit 10 is connected to the input of the gain control circuit 20, and the output terminal 23 of the gain control circuit 20 is connected to the gain control circuit 30.
is connected to the input of the signal generator to perform signal mixing. In this serial system, the priority of signals is given to the latter stage, and there is no need to match cross-fade characteristics between channels.

[発明が解決しようとする課題] 上述した従来の映像混合回路並列混合方式では、KEY
回路40で混合する信号の優先順位を決めることから、
各チャンネル間でクロスフェード特性を合せる必要があ
り、良好なりロスフェード特性を得るのが難しからた。
[Problem to be solved by the invention] In the conventional video mixing circuit parallel mixing method described above, the KEY
From determining the priority of the signals to be mixed in the circuit 40,
It was necessary to match the cross-fade characteristics between each channel, and it was difficult to obtain good loss-fade characteristics.

また、直列混合方式では、優先順位は後段優先となるた
めチャンネル間でクロスフェード特性を合せる必要はな
いが、段数が増加することから映像特性上不利が生じて
いた。
In addition, in the serial mixing method, priority is given to the latter stage, so there is no need to match the cross-fade characteristics between channels, but the increased number of stages is disadvantageous in terms of video characteristics.

[課題を解決するための手段] 本発明は上記問題点を解決したものであり、並列混合方
式の利得制御回路を負帰還増幅器の帰還ループに含める
ことにより、無調整でクロスフェードの良好な映像混合
回路を提供することである。かかる目的を達成するため
本発明は、映像信号を入力し、外部からの制御信号に応
じて利得が変る利得制御回路を複数並列に接続する並列
混合方式の映像混合回路において、上記複数の利得制御
回路の出力を混合する負帰還増幅器を備え、上記負帰還
増幅器の出力を上記複数の利得制御回路の各入力に負帰
還する構成としている。
[Means for Solving the Problems] The present invention solves the above problems, and by including a parallel mixing type gain control circuit in the feedback loop of a negative feedback amplifier, it is possible to produce images with good cross-fade without adjustment. The purpose is to provide a mixed circuit. In order to achieve this object, the present invention provides a parallel mixing type video mixing circuit in which a plurality of gain control circuits that input a video signal and whose gain changes according to an external control signal are connected in parallel. A negative feedback amplifier is provided for mixing the outputs of the circuits, and the output of the negative feedback amplifier is negatively fed back to each input of the plurality of gain control circuits.

[実施例] 次に本発明の一実施例について図面を参照して詳細に説
明する。
[Example] Next, an example of the present invention will be described in detail with reference to the drawings.

第1図は本発明の一実施例を示すブロック図である。第
2図(a)の並列混合方式と同様に利得制御回路10,
20.30が並列に接続されている。映像信号は、利得
制御回路10,20゜30の入力端子11,21.31
に供給され、KYE回路40より制御入力端子12,2
2゜32に供給される制御信号によって利得制御が行わ
れ出力端子13.23.33に出力される。
FIG. 1 is a block diagram showing one embodiment of the present invention. Similarly to the parallel mixing method shown in FIG. 2(a), the gain control circuit 10,
20.30 are connected in parallel. The video signal is input to the input terminals 11, 21, 31 of the gain control circuit 10, 20°30.
is supplied to the control input terminals 12 and 2 from the KYE circuit 40.
Gain control is performed by a control signal supplied to 2° 32 and output to output terminals 13, 23, and 33.

上記各出力端子13,23.33は互いに接続されてお
り、利得制御された各映像信号は混合され、出力端子1
3,23.33に共通に接続された次段の負帰還増幅器
100に供給される。負帰還増幅器100は高利得な映
像増幅器である。上記負帰還増幅器100の帰還ループ
は出力端子101より帰還抵抗102を介して各利得制
御回路10,20.30の入力端子14,24゜34に
共通に接続されている。従って利得制御回路10゜20
.30が負帰還増幅器100の負帰還ループに含まれる
ことになる。
The output terminals 13, 23, and 33 are connected to each other, and the gain-controlled video signals are mixed, and the output terminal 1
The signal is supplied to the next stage negative feedback amplifier 100 which is commonly connected to terminals 3, 23 and 33. Negative feedback amplifier 100 is a high gain video amplifier. The feedback loop of the negative feedback amplifier 100 is commonly connected from the output terminal 101 to the input terminals 14, 24.34 of each gain control circuit 10, 20.30 via a feedback resistor 102. Therefore, the gain control circuit 10°20
.. 30 will be included in the negative feedback loop of the negative feedback amplifier 100.

次に上記映像混合回路の動作について説明する。Next, the operation of the video mixing circuit will be explained.

今、各利得制御回路10,20.30に映像信号V、、
V2.V3が供給されており、利得制御回路10.20
.30の制御入力端子12,22゜32には制御信号に
、、に2.に3が供給されているとする。また、負帰還
増幅器100の利得をG、帰還抵抗をβとすると、出力
信号V0は次式で表現される。
Now, each gain control circuit 10, 20, 30 has a video signal V, .
V2. V3 is supplied and the gain control circuit 10.20
.. The control input terminals 12, 22 and 32 of 30 are connected to control signals, and 2. Suppose that 3 is supplied to . Further, when the gain of the negative feedback amplifier 100 is G and the feedback resistance is β, the output signal V0 is expressed by the following equation.

Vo=G (K+ (V+−Vo/lj) ”K2 (
V2−vo//3) 4mに3(V3−Vo/、1))
vo(i+G(にl”K2”  =43)/4)−GV
+に+”GV2に2+  =GVaK3100%帰還と
するとβ=1となり ここで制御信号に、=1(フル電圧) K2 =に、=O(OFF電圧)とする。
Vo=G (K+ (V+-Vo/lj) ”K2 (
V2-vo//3) 3 in 4m (V3-Vo/, 1))
vo(i+G(nil"K2"=43)/4)-GV
+ to +"GV2 to 2+ = GVaK3 If 100% feedback, then β = 1, and here the control signal is set to = 1 (full voltage), K2 = = O (OFF voltage).

式1にに+ =1.に2 =に3 =Oを代入すると、
Vo=V、となりV1信号がそのまま出力される。同様
にに2 =1.に+ =Ks =Oの場合はVo =V
2 、 K3 = 1 、 K+ = K2 = 0(
7)場合はv0=v3となり、フル電圧の信号がそのま
ま出力される。
In equation 1, + = 1. Substituting 3 = O into 2 =
Vo=V, and the V1 signal is output as is. Similarly, 2 = 1. + = Ks = O, then Vo = V
2, K3 = 1, K+ = K2 = 0(
In case 7), v0=v3, and the full voltage signal is output as is.

次に混合する場合を考える。Next, consider the case of mixing.

に、2局 、に2=号 、に3=尾 (Kl十に2+に3=1)の場合 となり局づつ混合される。ni, 2 stations, ni 2 = number, ni 3 = tail (Kl 0 to 2+ to 3=1) They are mixed one by one.

ここで、K1+に2+に3>1の場合、例えばに+ ”
K2 =に3 =繕の場合 またに、+に2+x、<1の場合、例えばに、=に2=
に3=イの場合 以上のように2式、3式54式は同じ結果となる。また
、K、≠に2≠に3の場合、たとえばに8=%、に2=
%、に3=この場合、(5式) 従ッテV + = v2 = V a = V p−p
とすルト、2式、3式、4式、5式は全てv。=IV、
−,となりに、、に2.に3の値がいかなる値をとろう
とも負帰還の効果によりIVp−、を超えることはない
。ゆえに、無異整でクロスフェード特性が0%の良好な
利得制御回路が得られる。
Here, if K1+, 2+, and 3>1, for example, ``+''
If K2 = 3 = mending, also + 2 + x, if <1, for example, = 2 =
When 3 = A, as above, equations 2, 3, and 54 give the same result. Also, if K, ≠ 2 ≠ 3, for example, 8=%, 2=
%, 3 = In this case, (5 formula) V + = v2 = Va = V p-p
and sult, type 2, type 3, type 4, and type 5 are all v. =IV,
-, next to,, 2. No matter what value 3 takes, it will never exceed IVp- due to the effect of negative feedback. Therefore, a good gain control circuit with no aberration and a cross-fade characteristic of 0% can be obtained.

[発明の効果] 以上説明したように本発明は、映像信号を入力し、外部
からの制御信号に応じて利得が変る利得制御回路を複数
並列に接続する並列混合方式の映像混合回路において、
上記複数の利得制御回路の出力を混合する負帰還増幅器
を備え、上記負帰還増幅器の出力を上記複数の利得制御
回路の各入力に負帰還する構成として並列混合される利
得制御回路を負帰還増幅器の帰還ループに含めることに
より、前記利得制御回路の制御信号の値がいかなる値で
も負帰還の効果により出力が常に100%レベルを越え
ないようすることができ無調整でクロスフェードの良好
な映像混合回路が得られる。
[Effects of the Invention] As explained above, the present invention provides a parallel mixing type video mixing circuit in which a plurality of gain control circuits that input a video signal and whose gain changes according to an external control signal are connected in parallel.
A negative feedback amplifier includes a negative feedback amplifier that mixes the outputs of the plurality of gain control circuits, and the gain control circuits that are mixed in parallel are configured to negatively feed back the output of the negative feedback amplifier to each input of the plurality of gain control circuits. By including it in the feedback loop of the gain control circuit, the negative feedback effect ensures that the output always does not exceed the 100% level, no matter what the value of the control signal of the gain control circuit is. Good video mixing with cross-fade is achieved without adjustment. A circuit is obtained.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の一実施例を示すブロック図、第2図(
a) 、 (b)は各々従来の並列混合方式及び直列混
合方式の映像混合回路のブロック図である。 10.20,30:利得制御回路 11.21,31,14,24,34:入力端子12.
22,32:制御入力端子 13.23,33.:出力端子 40:KYE回路
FIG. 1 is a block diagram showing one embodiment of the present invention, and FIG. 2 (
Figures a) and (b) are block diagrams of conventional parallel mixing type and series mixing type video mixing circuits, respectively. 10.20, 30: Gain control circuit 11.21, 31, 14, 24, 34: Input terminal 12.
22, 32: Control input terminals 13.23, 33. :Output terminal 40:KYE circuit

Claims (1)

【特許請求の範囲】[Claims] 映像信号を入力し、外部からの制御信号に応じて利得が
変る利得制御回路を複数並列に接続する並列混合方式の
映像混合回路において、上記複数の利得制御回路の出力
を混合する負帰還増幅器を備え、上記負帰還増幅器の出
力を上記複数の利得制御回路の各入力に負帰還すること
を特徴とする映像混合回路。
In a parallel mixing video mixing circuit in which a video signal is input and a plurality of gain control circuits whose gain changes according to an external control signal are connected in parallel, a negative feedback amplifier is used to mix the outputs of the plurality of gain control circuits. A video mixing circuit comprising: negative feedback of the output of the negative feedback amplifier to each input of the plurality of gain control circuits.
JP1670788A 1988-01-27 1988-01-27 Video mixing circuit Pending JPH01192284A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1670788A JPH01192284A (en) 1988-01-27 1988-01-27 Video mixing circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1670788A JPH01192284A (en) 1988-01-27 1988-01-27 Video mixing circuit

Publications (1)

Publication Number Publication Date
JPH01192284A true JPH01192284A (en) 1989-08-02

Family

ID=11923743

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1670788A Pending JPH01192284A (en) 1988-01-27 1988-01-27 Video mixing circuit

Country Status (1)

Country Link
JP (1) JPH01192284A (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5939112A (en) * 1982-08-27 1984-03-03 Nec Corp Gain control circuit

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5939112A (en) * 1982-08-27 1984-03-03 Nec Corp Gain control circuit

Similar Documents

Publication Publication Date Title
CA1049648A (en) Electronic signal mixer
US3633120A (en) Amplifier circuit
US2737628A (en) Mixed highs filter circuit
JPH01192284A (en) Video mixing circuit
US2682366A (en) Computer for determining ratio of time varying signals
JPH03284064A (en) Clamp circuit
US2923888A (en) Signal combining circuit
US4631490A (en) Audio output amplifying device
US3912946A (en) Automatic-volume-control system for a-c signals
JPS6243980A (en) Video mixture amplifier
PL115476B1 (en) Video amplifier
JPS6369307A (en) High frequency logarithmic amplifier
US2892884A (en) Matrixing apparatus
US3955147A (en) Amplifier circuit
JPS5933977A (en) Video mixing and amplifying device
JPS6218998Y2 (en)
JP2890786B2 (en) Video mixing amplifier
JPH0149045B2 (en)
MY132898A (en) Video signal processing circuit
JPH06310957A (en) Digital mixer
JPS59208A (en) Gain controlling circuit
US3609224A (en) Color television video signal processing apparatus
JPS5636291A (en) Automatic white adjusting circuit in television camera
Wilkins et al. A New Portable Stereo Mixer
JPH0517748B2 (en)