JPS6240372Y2 - - Google Patents
Info
- Publication number
- JPS6240372Y2 JPS6240372Y2 JP12309783U JP12309783U JPS6240372Y2 JP S6240372 Y2 JPS6240372 Y2 JP S6240372Y2 JP 12309783 U JP12309783 U JP 12309783U JP 12309783 U JP12309783 U JP 12309783U JP S6240372 Y2 JPS6240372 Y2 JP S6240372Y2
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor device
- burn
- socket
- semiconductor devices
- side wall
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000004065 semiconductor Substances 0.000 claims description 38
- 230000009977 dual effect Effects 0.000 claims description 3
- 230000003014 reinforcing effect Effects 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 230000007547 defect Effects 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 238000003780 insertion Methods 0.000 description 1
- 230000037431 insertion Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
Landscapes
- Connecting Device With Holders (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12309783U JPS5946478U (ja) | 1983-08-08 | 1983-08-08 | 半導体装置バ−ンイン用ソケツト |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12309783U JPS5946478U (ja) | 1983-08-08 | 1983-08-08 | 半導体装置バ−ンイン用ソケツト |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5946478U JPS5946478U (ja) | 1984-03-28 |
| JPS6240372Y2 true JPS6240372Y2 (enrdf_load_stackoverflow) | 1987-10-15 |
Family
ID=30281126
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP12309783U Granted JPS5946478U (ja) | 1983-08-08 | 1983-08-08 | 半導体装置バ−ンイン用ソケツト |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5946478U (enrdf_load_stackoverflow) |
-
1983
- 1983-08-08 JP JP12309783U patent/JPS5946478U/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5946478U (ja) | 1984-03-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4812949A (en) | Method of and apparatus for mounting an IC chip | |
| US5196374A (en) | Integrated circuit package with molded cell | |
| EP0460802B1 (en) | Electronic device package with battery | |
| KR970067801A (ko) | 반도체 장치 및 그 제조방법 | |
| ITMI941840A1 (it) | Modulo di dispositivi a semiconduttori di alta potenza con bassa resistenza termica e metodo di fabbricazione semplificato | |
| JPH0341752A (ja) | Ｉｃチップ・キャリアパッケージ | |
| US4527254A (en) | Dynamic random access memory having separated VDD pads for improved burn-in | |
| KR100206533B1 (ko) | 제로 전력 아이씨 모듈 | |
| WO1998007041A1 (fr) | Appareil d'essai de dispositifs a semi-conducteur | |
| US5161304A (en) | Method for packaging an electronic circuit device | |
| US6184579B1 (en) | Double-sided electronic device | |
| US5661342A (en) | Semiconductor device with heat sink including positioning pins | |
| JPS6240372Y2 (enrdf_load_stackoverflow) | ||
| CN111474465A (zh) | 用于emmi分析的扁平封装半导体器件夹具及分析方法 | |
| CN215933584U (zh) | 大功率集成电路芯片封装装置及引线框架 | |
| JP2003078109A (ja) | 積層型メモリ装置 | |
| CN221624353U (zh) | 一种芯片托盘 | |
| JPH10213624A (ja) | バーンイン方法及びバーンイン装置 | |
| JPS6116698Y2 (enrdf_load_stackoverflow) | ||
| JPS5930556Y2 (ja) | 厚膜集積回路装置 | |
| JPH0437587B2 (enrdf_load_stackoverflow) | ||
| JPS6239592Y2 (enrdf_load_stackoverflow) | ||
| JPS60105291A (ja) | 混成集積回路装置 | |
| JPS5821180Y2 (ja) | 半導体装置 | |
| JPS6158182A (ja) | Ｉｃソケツト |