JPS6239450B2 - - Google Patents
Info
- Publication number
- JPS6239450B2 JPS6239450B2 JP55005564A JP556480A JPS6239450B2 JP S6239450 B2 JPS6239450 B2 JP S6239450B2 JP 55005564 A JP55005564 A JP 55005564A JP 556480 A JP556480 A JP 556480A JP S6239450 B2 JPS6239450 B2 JP S6239450B2
- Authority
- JP
- Japan
- Prior art keywords
- level
- stack
- gate
- program
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000015654 memory Effects 0.000 claims description 20
- 238000011156 evaluation Methods 0.000 claims description 11
- 230000010365 information processing Effects 0.000 claims description 7
- 101100212791 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) YBL068W-A gene Proteins 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 101001106432 Homo sapiens Rod outer segment membrane protein 1 Proteins 0.000 description 2
- 102100021424 Rod outer segment membrane protein 1 Human genes 0.000 description 2
- 230000002457 bidirectional effect Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Microcomputers (AREA)
- Executing Machine-Instructions (AREA)
- Debugging And Monitoring (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP556480A JPS56103746A (en) | 1980-01-21 | 1980-01-21 | Information processor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP556480A JPS56103746A (en) | 1980-01-21 | 1980-01-21 | Information processor |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS56103746A JPS56103746A (en) | 1981-08-19 |
| JPS6239450B2 true JPS6239450B2 (US20030204162A1-20031030-M00001.png) | 1987-08-24 |
Family
ID=11614695
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP556480A Granted JPS56103746A (en) | 1980-01-21 | 1980-01-21 | Information processor |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS56103746A (US20030204162A1-20031030-M00001.png) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62247275A (ja) * | 1986-03-31 | 1987-10-28 | Ando Electric Co Ltd | インサ−キツトエミユレ−タのｃｐｕ識別回路 |
| JPS63316134A (ja) * | 1987-06-18 | 1988-12-23 | Toshiba Corp | 半導体集積回路 |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS50138749A (US20030204162A1-20031030-M00001.png) * | 1974-04-23 | 1975-11-05 |
-
1980
- 1980-01-21 JP JP556480A patent/JPS56103746A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS50138749A (US20030204162A1-20031030-M00001.png) * | 1974-04-23 | 1975-11-05 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS56103746A (en) | 1981-08-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4450519A (en) | Psuedo-microprogramming in microprocessor in single-chip microprocessor with alternate IR loading from internal or external program memories | |
| US5566344A (en) | In-system programming architecture for a multiple chip processor | |
| US4434462A (en) | Off-chip access for psuedo-microprogramming in microprocessor | |
| JPS61241841A (ja) | エミユレ−タ | |
| US5175831A (en) | System register initialization technique employing a non-volatile/read only memory | |
| KR0142033B1 (ko) | 마이크로 컴퓨터 | |
| US5428770A (en) | Single-chip microcontroller with efficient peripheral testability | |
| US4592010A (en) | Memory-programmable controller | |
| US5093909A (en) | Single-chip microcomputer including an eprom capable of accommodating different memory capacities by address boundary discrimination | |
| JPS6239450B2 (US20030204162A1-20031030-M00001.png) | ||
| US20030151970A1 (en) | Synchronous flash memory command sequence | |
| JPS6042966B2 (ja) | デ−タ処理システム | |
| US5826059A (en) | Microcomputer for emulation | |
| US4513400A (en) | Circuit for reading out address data applied to a memory in a one-chip microcomputer | |
| EP0503498A2 (en) | Single-chip microcomputer with program/data memory flag | |
| US3781811A (en) | Memory protective systems for computers | |
| JPS6362778B2 (US20030204162A1-20031030-M00001.png) | ||
| JPS646489B2 (US20030204162A1-20031030-M00001.png) | ||
| JP2643803B2 (ja) | マイクロコンピュータ | |
| JPS642177Y2 (US20030204162A1-20031030-M00001.png) | ||
| JPS6330658B2 (US20030204162A1-20031030-M00001.png) | ||
| KR20010052868A (ko) | 에뮬레이터 시스템에서 사용자 메모리를 업데이트하기위한 방법 및 시스템 | |
| JPS60120457A (ja) | ダイレクトメモリアクセス制御装置 | |
| JPS6230453B2 (US20030204162A1-20031030-M00001.png) | ||
| JPS6329295B2 (US20030204162A1-20031030-M00001.png) |
