JPS6235691B2 - - Google Patents

Info

Publication number
JPS6235691B2
JPS6235691B2 JP57145961A JP14596182A JPS6235691B2 JP S6235691 B2 JPS6235691 B2 JP S6235691B2 JP 57145961 A JP57145961 A JP 57145961A JP 14596182 A JP14596182 A JP 14596182A JP S6235691 B2 JPS6235691 B2 JP S6235691B2
Authority
JP
Japan
Prior art keywords
register
multiplier
byte
sign bit
load
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57145961A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5957344A (ja
Inventor
Hideo Myanaga
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57145961A priority Critical patent/JPS5957344A/ja
Publication of JPS5957344A publication Critical patent/JPS5957344A/ja
Publication of JPS6235691B2 publication Critical patent/JPS6235691B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49994—Sign extension

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Executing Machine-Instructions (AREA)
JP57145961A 1982-08-23 1982-08-23 レジスタ制御方式 Granted JPS5957344A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57145961A JPS5957344A (ja) 1982-08-23 1982-08-23 レジスタ制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57145961A JPS5957344A (ja) 1982-08-23 1982-08-23 レジスタ制御方式

Publications (2)

Publication Number Publication Date
JPS5957344A JPS5957344A (ja) 1984-04-02
JPS6235691B2 true JPS6235691B2 (enExample) 1987-08-03

Family

ID=15397016

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57145961A Granted JPS5957344A (ja) 1982-08-23 1982-08-23 レジスタ制御方式

Country Status (1)

Country Link
JP (1) JPS5957344A (enExample)

Also Published As

Publication number Publication date
JPS5957344A (ja) 1984-04-02

Similar Documents

Publication Publication Date Title
US6286024B1 (en) High-efficiency multiplier and multiplying method
US5204828A (en) Bus apparatus having hold registers for parallel processing in a microprocessor
JPS60134974A (ja) ベクトル処理装置
JPS6132437Y2 (enExample)
JPH04167172A (ja) ベクトルプロセッサ
EP0380100A2 (en) Multiplier
EP0049039B1 (en) Data processing apparatus for processing sparse vectors
US5764558A (en) Method and system for efficiently multiplying signed and unsigned variable width operands
EP0540181B1 (en) Digital multiplication and accumulation system
JPH0231511A (ja) プロセッサ
US4796219A (en) Serial two's complement multiplier
US5944775A (en) Sum-of-products arithmetic unit
WO1986002181A1 (en) A digital signal processor for single cycle multiply/accumulation
US5257217A (en) Area-efficient multiplier for use in an integrated circuit
JPS6235691B2 (enExample)
EP0169030A2 (en) Data processing circuit for calculating either a total sum or a total product of a series of data at a high speed
JP2696903B2 (ja) 数値計算装置
US6662261B2 (en) Data processing arrangement and method for connecting storage elements and groups selectively to processing circuits
JPH05324694A (ja) 再構成可能並列プロセッサ
JP2607735B2 (ja) 倍数器の部分積加算方法
JPS59229644A (ja) 乗算器
JPH04364525A (ja) 並列演算装置
JPS61213926A (ja) Ｄｓｐ演算処理方式
JPS5935236A (ja) 可変語長乗算回路
JPH0439094B2 (enExample)