JPS623515B2 - - Google Patents
Info
- Publication number
- JPS623515B2 JPS623515B2 JP6577777A JP6577777A JPS623515B2 JP S623515 B2 JPS623515 B2 JP S623515B2 JP 6577777 A JP6577777 A JP 6577777A JP 6577777 A JP6577777 A JP 6577777A JP S623515 B2 JPS623515 B2 JP S623515B2
- Authority
- JP
- Japan
- Prior art keywords
- voltage
- power supply
- fett
- precharge
- connection point
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/01—Modifications for accelerating switching
- H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Electronic Switches (AREA)
- Static Random-Access Memory (AREA)
- Read Only Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6577777A JPS54965A (en) | 1977-06-06 | 1977-06-06 | Voltage clamp circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6577777A JPS54965A (en) | 1977-06-06 | 1977-06-06 | Voltage clamp circuit |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60084490A Division JPS6150291A (ja) | 1985-04-22 | 1985-04-22 | プリチヤ−ジ電圧制限回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS54965A JPS54965A (en) | 1979-01-06 |
| JPS623515B2 true JPS623515B2 (enrdf_load_stackoverflow) | 1987-01-26 |
Family
ID=13296794
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP6577777A Granted JPS54965A (en) | 1977-06-06 | 1977-06-06 | Voltage clamp circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS54965A (enrdf_load_stackoverflow) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0282714U (enrdf_load_stackoverflow) * | 1988-12-16 | 1990-06-26 |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS59110095A (ja) * | 1982-12-14 | 1984-06-25 | Sanyo Electric Co Ltd | 読出し専用メモリ |
| DE3317418A1 (de) * | 1983-05-13 | 1984-11-15 | Hoechst Ag, 6230 Frankfurt | Fixiervorrichtung |
| JPS60229422A (ja) * | 1984-04-26 | 1985-11-14 | Nec Corp | 半導体スイツチング回路 |
| US5329174A (en) * | 1992-10-23 | 1994-07-12 | Xilinx, Inc. | Circuit for forcing known voltage on unconnected pads of an integrated circuit |
-
1977
- 1977-06-06 JP JP6577777A patent/JPS54965A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0282714U (enrdf_load_stackoverflow) * | 1988-12-16 | 1990-06-26 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS54965A (en) | 1979-01-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US3902082A (en) | Dynamic data input latch and decoder | |
| US4661928A (en) | Output buffer in which inductive noise is suppressed | |
| JPS59178685A (ja) | 半導体記憶回路 | |
| JPS6314437B2 (enrdf_load_stackoverflow) | ||
| KR100190839B1 (ko) | 반도체메모리장치 | |
| US3942160A (en) | Bit sense line speed-up circuit for MOS RAM | |
| US4110840A (en) | Sense line charging system for random access memory | |
| US4381460A (en) | Bootstrap driver circuit | |
| US4431927A (en) | MOS Capacitive bootstrapping trigger circuit for a clock generator | |
| US4622479A (en) | Bootstrapped driver circuit for high speed applications | |
| JPH06187792A (ja) | メモリの出力プリチャージ回路 | |
| JPS6120078B2 (enrdf_load_stackoverflow) | ||
| JPS623515B2 (enrdf_load_stackoverflow) | ||
| EP0368328B1 (en) | Address transition detector circuit | |
| EP0063357A2 (en) | Drive circuit | |
| US4091360A (en) | Dynamic precharge circuitry | |
| JP3110407B2 (ja) | 半導体記憶装置 | |
| US4554469A (en) | Static bootstrap semiconductor drive circuit | |
| US6282114B1 (en) | Low consumption ROM | |
| JP3672633B2 (ja) | 半導体メモリ装置 | |
| US3922647A (en) | External exclusive OR type circuit for inverting cell MOS RAM | |
| US4446386A (en) | MOS Decoder circuit using phase clocking for reducing the power consumption | |
| US5418748A (en) | Bit line load circuit for semiconductor static RAM | |
| JPH06215595A (ja) | 半導体記憶装置 | |
| US6430093B1 (en) | CMOS boosting circuit utilizing ferroelectric capacitors |