JPS6229913B2 - - Google Patents

Info

Publication number
JPS6229913B2
JPS6229913B2 JP55085082A JP8508280A JPS6229913B2 JP S6229913 B2 JPS6229913 B2 JP S6229913B2 JP 55085082 A JP55085082 A JP 55085082A JP 8508280 A JP8508280 A JP 8508280A JP S6229913 B2 JPS6229913 B2 JP S6229913B2
Authority
JP
Japan
Prior art keywords
diffusion layer
source
drain
solid
blooming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55085082A
Other languages
Japanese (ja)
Other versions
JPS5710985A (en
Inventor
Toshiki Suzuki
Masayuki Hikiba
Kyoshi Tanaka
Koji Yamashita
Michio Yamamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP8508280A priority Critical patent/JPS5710985A/en
Publication of JPS5710985A publication Critical patent/JPS5710985A/en
Publication of JPS6229913B2 publication Critical patent/JPS6229913B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144Devices controlled by radiation
    • H01L27/146Imager structures
    • H01L27/148Charge coupled imagers
    • H01L27/14887Blooming suppression

Description

【発明の詳細な説明】 本発明は固体撮像素子、特にブルーミングの発
生を抑制した固体撮像素子に関するものである。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a solid-state image sensor, and particularly to a solid-state image sensor that suppresses the occurrence of blooming.

一般に、CCD形,MOS形などで代表される固
体撮像素子は、受光面に強い外部光が入射する
と、ブルーミングが発生し、画質を著しく低下す
ることはすでに知られている。本発明はこのブル
ーミングの発生を防止した固体撮像素子に関する
ものである。通常、このブルーミングを防止する
手段としてホトダイオードをn―P―n構造と
し、ブルーミング発生時にn―P―n接合で構成
されているトランジスタを導通させる方法,ゲー
ト下に高濃度不純物層を設ける方法,あるいはホ
トダイオード上部に光導電膜を設ける方法などが
ある。そして、これらの手段のうちで前者の二つ
の方法ではブルーミングに対して十分な効果が得
られないばかりか、製造プロセスが複雑となるな
どの欠点を有している。また、後者の方法ではウ
エハに形成されMOS上部に光導電膜を接触させ
るが、その製造技術は確立されていない。
In general, it is already known that in solid-state image sensors, such as CCD type and MOS type, blooming occurs when strong external light is incident on the light-receiving surface, which significantly deteriorates the image quality. The present invention relates to a solid-state imaging device that prevents the occurrence of blooming. Usually, as a means to prevent this blooming, a method is adopted in which the photodiode is made into an n-P-n structure, and a transistor composed of an n-P-n junction is made conductive when blooming occurs, and a method is provided in which a high concentration impurity layer is provided under the gate. Alternatively, there is a method in which a photoconductive film is provided above the photodiode. Of these methods, the former two methods not only do not provide a sufficient effect on blooming, but also have drawbacks such as complicating the manufacturing process. In addition, in the latter method, a photoconductive film is formed on a wafer and contacts the top of the MOS, but the manufacturing technology has not been established.

第1図はMOS形固体撮像素子の一例を示す要
部構成図である。同図において、ホトダイオード
1とMOSトランジスタ2とによつて構成される
画素3が行,列方向に配列されており、水平シフ
トレジスタ4および垂直シフトレジスタ5によつ
て選択された画素にビデオバイアス6から負荷抵
抗7水平スイツチMOS8を通して充電電流が流
れ、負荷抵抗による電圧降下部を光信号として検
出し、コンデンサ9を介してビデオアンプで増幅
される。
FIG. 1 is a diagram showing the main parts of an example of a MOS solid-state image sensor. In the figure, pixels 3 each made up of a photodiode 1 and a MOS transistor 2 are arranged in the row and column directions, and a video bias 6 is applied to the pixel selected by a horizontal shift register 4 and a vertical shift register 5. A charging current flows from the load resistor 7 through the horizontal switch MOS 8, and the voltage drop caused by the load resistor is detected as an optical signal, which is amplified by the video amplifier via the capacitor 9.

第2図は第1図に示す画素3の要部拡大断面構
成図である。同図において、例えばP型シリコン
基板10の主上面には、MOS型トランジスタ形
成領域にn型不純物を選択的に拡散させてソース
層およびドレイン層とするソース拡散層11およ
びドレイン拡散層12が形成されている。また、
このMOS型トランジスタ形成領域部、すなわち
ソース拡散層11,ドレイン拡散層12およびこ
の間のP型シリコン基板10上には、膜厚の小さ
い絶縁層13が、そして他の領域部には膜厚の大
なるシリコン酸化膜14が形成されている。ま
た、このソース拡散層11、ドレイン拡散層12
の上面にはそれぞれドレイン電極15が、そし
て、絶縁層13上にはゲート電極16が例えばア
ルミニウム蒸着膜で形成されている。
FIG. 2 is an enlarged cross-sectional configuration diagram of the main part of the pixel 3 shown in FIG. 1. In the figure, for example, on the main upper surface of a P-type silicon substrate 10, a source diffusion layer 11 and a drain diffusion layer 12 are formed by selectively diffusing n-type impurities into a MOS transistor formation region to form a source layer and a drain layer. has been done. Also,
A thin insulating layer 13 is formed on the MOS transistor formation region, that is, on the source diffusion layer 11, the drain diffusion layer 12, and on the P-type silicon substrate 10 between them. A silicon oxide film 14 is formed. In addition, this source diffusion layer 11 and drain diffusion layer 12
A drain electrode 15 is formed on the upper surface of each of the transistors, and a gate electrode 16 is formed on the insulating layer 13 using, for example, an aluminum vapor-deposited film.

このように構成された固体撮像素子において、
第1図に示すホトダイオード1に外部光が照射さ
れると、ソース拡散層11,P型シリコン基板1
0が順方向にバイアスされ、ソース拡散層11か
ら電荷が流出し、ソース拡散層11とドレイン拡
散層12との間に電荷に対するバリアがないの
で、この流出した電荷がドレイン拡散層12への
簡単に流れ易くなり、したがつてブルーミングが
発生することになる。
In the solid-state image sensor configured in this way,
When the photodiode 1 shown in FIG. 1 is irradiated with external light, the source diffusion layer 11, the P-type silicon substrate 1
0 is biased in the forward direction, charges flow out from the source diffusion layer 11, and since there is no barrier to charges between the source diffusion layer 11 and the drain diffusion layer 12, this leaked charge is easily transferred to the drain diffusion layer 12. This results in the occurrence of blooming.

したがつて本発明は、製造プロセスを複雑にす
ることなく、拡散層の深さを熱酸化膜のシリコン
表面よりの膜厚よりも浅くすることによつて、ブ
ルーミングの発生を抑制した固体撮像素子を提供
することを目的としている。以下図面を用いて本
発明の実施例を詳細に説明する。
Therefore, the present invention provides a solid-state imaging device in which the occurrence of blooming is suppressed by making the depth of the diffusion layer shallower than the thickness of the thermal oxide film from the silicon surface without complicating the manufacturing process. is intended to provide. Embodiments of the present invention will be described in detail below using the drawings.

第3図は本発明による固体撮像素子に係わる画
素の一実施例を説明するための要部拡大断面図で
あり、第2図と同記号は同一要素となるのでその
説明を省略する。同図において、例えばP型シリ
コン基板10の主上面に選択的に厚いシリコン酸
化膜17,17′を形成し、この酸化膜17,1
7′のない部分にソース拡散層11,ドレイン拡
散層12を酸化膜17,17′の厚さよりも浅く
形成する。次にアクテイブMOSのしきい値電圧
を低く制御するためにゲートとして用いる酸化膜
17′をエツチングし、このエツチング部分に例
えばアルミニウム蒸着によりゲーム電極16を形
成する。以後、通常のMOS製造プロセスにした
がつてMOS型トランジスタを完成する。
FIG. 3 is an enlarged cross-sectional view of a main part for explaining one embodiment of a pixel related to a solid-state image sensor according to the present invention, and since the same symbols as those in FIG. 2 are the same elements, a description thereof will be omitted. In the figure, for example, thick silicon oxide films 17, 17' are selectively formed on the main upper surface of a P-type silicon substrate 10, and these oxide films 17, 1
A source diffusion layer 11 and a drain diffusion layer 12 are formed in a portion where 7' is not formed to be shallower than the thickness of the oxide films 17 and 17'. Next, in order to control the threshold voltage of the active MOS to be low, the oxide film 17' used as a gate is etched, and a game electrode 16 is formed on this etched portion by, for example, aluminum vapor deposition. Thereafter, a MOS type transistor is completed according to a normal MOS manufacturing process.

このような構成によれば、ホトダイオード1
(第1図参照)に外部光が照射されると、ソース
拡散層11から流出した電荷は、ドレイン拡散層
12へ到達するにはこれらの拡散層11,12よ
りも膜厚の厚い酸化膜17′が存在するために到
達しにくくなり、その分の電荷が基板10から外
部に流出することになり、この流出量分だけブル
ーミングを抑制することができる。
According to such a configuration, the photodiode 1
(See FIG. 1), when external light is irradiated, the charges flowing out from the source diffusion layer 11 must pass through the oxide film 17, which is thicker than the diffusion layers 11 and 12, in order to reach the drain diffusion layer 12. Because of the presence of ', it becomes difficult to reach, and the corresponding amount of charge flows out from the substrate 10, and blooming can be suppressed by the amount of this flow.

第4図は本発明による固体撮像素子に係わる画
素の他の実施例を説明するための要部拡大断面図
であり、第3図と同記号は同一要素となるのでそ
の説明は省略する。同図において、第3図と異な
る点は、シリコン基板10のゲート酸化膜17′
の直下に高不純物濃度層18を設けたものであ
る。
FIG. 4 is an enlarged sectional view of a main part for explaining another embodiment of a pixel related to a solid-state image sensor according to the present invention, and since the same symbols as in FIG. 3 are the same elements, the explanation thereof will be omitted. In this figure, the difference from FIG. 3 is that the gate oxide film 17' of the silicon substrate 10 is
A high impurity concentration layer 18 is provided directly below.

このような構成によれば、ソース拡散層11か
らドレイン拡散層12方向に流出する電荷に対し
てバリア効果がさらに大きくなるので、ブルーミ
ングの発生をさらに抑制することができる。
According to such a configuration, the barrier effect against charges flowing from the source diffusion layer 11 toward the drain diffusion layer 12 is further increased, so that the occurrence of blooming can be further suppressed.

以上説明したように本発明による固体撮像素子
によれば、ブルーミングの発生を抑制することが
できるので、高品位の撮像画像が得られる極めて
優れた効果が得られる。
As explained above, according to the solid-state imaging device according to the present invention, the occurrence of blooming can be suppressed, so that an extremely excellent effect of obtaining a high-quality captured image can be obtained.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図はMOS型固体撮像素子の一例を示す要
部構成図、第2図は第1図の画素を示す要部拡大
断面図、第3図は本発明に係わる固体撮像素子の
画素の一実施例を示す要部拡大断面図、第4図は
本発明による固体撮像素子の画素の他の実施例を
示す要部拡大断面図である。 10……基板、11……ソース拡散層、2……
ドレイン拡散層、13……絶縁層、14……酸化
膜、15……ドレイン電極、16……ゲート電
極、17,17′……酸化膜、18……高不純物
濃度層。
FIG. 1 is a configuration diagram of essential parts showing an example of a MOS type solid-state image sensor, FIG. 2 is an enlarged sectional view of main parts showing the pixel in FIG. 1, and FIG. FIG. 4 is an enlarged cross-sectional view of a main part showing another embodiment of a pixel of a solid-state image sensor according to the present invention. 10...Substrate, 11...Source diffusion layer, 2...
Drain diffusion layer, 13... Insulating layer, 14... Oxide film, 15... Drain electrode, 16... Gate electrode, 17, 17'... Oxide film, 18... High impurity concentration layer.

Claims (1)

【特許請求の範囲】[Claims] 1 第1導電型の半導体基板10と、受光部のフ
オトダイオードとして働く第2導電型のソース拡
散層11と、信号出力部として働く第2導電型の
ドレイン拡散層12と、上記ソース及びドレイン
拡散層11,12間の基板表面上にゲート絶縁膜
17′を介して形成され上記両拡散層11,12
間の導電率をスイツチング制御するためのゲート
電極16とを具備して成り、上記ゲート絶縁膜1
7′を上記ソース、ドレイン拡散層11,12よ
りも深く上記半導体基板に埋没させて成ることを
特徴とする固体撮像素子。
1 A semiconductor substrate 10 of a first conductivity type, a source diffusion layer 11 of a second conductivity type that functions as a photodiode of a light receiving section, a drain diffusion layer 12 of a second conductivity type that functions as a signal output section, and the source and drain diffusions described above. Both diffusion layers 11 and 12 are formed on the substrate surface between the layers 11 and 12 with a gate insulating film 17' interposed therebetween.
and a gate electrode 16 for switching and controlling the conductivity between the gate insulating film 1 and the gate insulating film 1.
7' is buried in the semiconductor substrate deeper than the source and drain diffusion layers 11 and 12.
JP8508280A 1980-06-25 1980-06-25 Solid image pickup element Granted JPS5710985A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8508280A JPS5710985A (en) 1980-06-25 1980-06-25 Solid image pickup element

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8508280A JPS5710985A (en) 1980-06-25 1980-06-25 Solid image pickup element

Publications (2)

Publication Number Publication Date
JPS5710985A JPS5710985A (en) 1982-01-20
JPS6229913B2 true JPS6229913B2 (en) 1987-06-29

Family

ID=13848680

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8508280A Granted JPS5710985A (en) 1980-06-25 1980-06-25 Solid image pickup element

Country Status (1)

Country Link
JP (1) JPS5710985A (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0671071B2 (en) * 1984-09-27 1994-09-07 松下電子工業株式会社 Solid-state image sensor

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5665577A (en) * 1979-11-01 1981-06-03 Nec Corp Solidstate image sensor

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5665577A (en) * 1979-11-01 1981-06-03 Nec Corp Solidstate image sensor

Also Published As

Publication number Publication date
JPS5710985A (en) 1982-01-20

Similar Documents

Publication Publication Date Title
CN1835245B (en) Image sensor with embedded photodiode region and fabrication method thereof
JPS5819080A (en) Solid-state image sensor
JPH02168670A (en) Solid-state image sensing device and manufacture thereof
KR20190048308A (en) Image sensor
US4665422A (en) Solid state image sensing device
JP2866328B2 (en) Solid-state imaging device
JP2001060680A (en) Solid-state image pickup device and manufacture thereof
JPS6229913B2 (en)
JPH02278874A (en) Solid state image sensor and manufacture thereof
JP3481654B2 (en) Solid-state imaging device
JPS6223156A (en) Semiconductor device and manufacture thereof
JPS5846905B2 (en) Kotai Satsuzou Sochi
JPS6018957A (en) Solid-state image pickup element
JPS63182854A (en) Solid-state image sensor
JPH04218966A (en) Solid state pickup device and fabrication and driving thereof
JPH069236B2 (en) Solid-state imaging device and manufacturing method thereof
JP2003347537A (en) Solid-state image pickup element
JPH05315584A (en) Solid-state charge-transfer image sensor
JPS5917585B2 (en) solid-state imaging device
JPS60244063A (en) Solid-state image pickup element
JPH06275809A (en) Solid-state image pickup device
JPH0669483A (en) Picture element of solid-state image pickup and its operation and production
JPH05145056A (en) Solid state image sensor
JPS60173978A (en) Solid-state image pickup device
JPH03266465A (en) Solid-state image sensing device