JPS6228515B2 - - Google Patents
Info
- Publication number
- JPS6228515B2 JPS6228515B2 JP57050097A JP5009782A JPS6228515B2 JP S6228515 B2 JPS6228515 B2 JP S6228515B2 JP 57050097 A JP57050097 A JP 57050097A JP 5009782 A JP5009782 A JP 5009782A JP S6228515 B2 JPS6228515 B2 JP S6228515B2
- Authority
- JP
- Japan
- Prior art keywords
- word line
- potential
- current
- word
- unselected
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000015654 memory Effects 0.000 claims description 41
- 239000004065 semiconductor Substances 0.000 claims description 11
- 239000011159 matrix material Substances 0.000 claims description 3
- 230000007423 decrease Effects 0.000 description 12
- 238000010586 diagram Methods 0.000 description 7
- 230000003068 static effect Effects 0.000 description 5
- 238000001514 detection method Methods 0.000 description 3
- 239000003990 capacitor Substances 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- CIWBSHSKHKDKBQ-JLAZNSOCSA-N Ascorbic acid Chemical compound OC[C@H](O)[C@H]1OC(=O)C(O)=C1O CIWBSHSKHKDKBQ-JLAZNSOCSA-N 0.000 description 1
- 210000001015 abdomen Anatomy 0.000 description 1
- 230000003321 amplification Effects 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/10—Decoders
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Static Random-Access Memory (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57050097A JPS58169391A (ja) | 1982-03-30 | 1982-03-30 | 半導体記憶装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57050097A JPS58169391A (ja) | 1982-03-30 | 1982-03-30 | 半導体記憶装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58169391A JPS58169391A (ja) | 1983-10-05 |
JPS6228515B2 true JPS6228515B2 (fr) | 1987-06-20 |
Family
ID=12849557
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57050097A Granted JPS58169391A (ja) | 1982-03-30 | 1982-03-30 | 半導体記憶装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58169391A (fr) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0528543A (ja) * | 1991-07-22 | 1993-02-05 | Sharp Corp | 光デイスク基板の製造方法 |
-
1982
- 1982-03-30 JP JP57050097A patent/JPS58169391A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0528543A (ja) * | 1991-07-22 | 1993-02-05 | Sharp Corp | 光デイスク基板の製造方法 |
Also Published As
Publication number | Publication date |
---|---|
JPS58169391A (ja) | 1983-10-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4858189A (en) | Semiconductor integrated circuit | |
US4078261A (en) | Sense/write circuits for bipolar random access memory | |
US4168490A (en) | Addressable word line pull-down circuit | |
US4322820A (en) | Semiconductor integrated circuit device | |
US4369502A (en) | Semiconductor memory circuit | |
KR910003595B1 (ko) | 세그먼트된 워드라인을 갖춘 반도체 메모리 장치 | |
US4280198A (en) | Method and circuit arrangement for controlling an integrated semiconductor memory | |
US4168539A (en) | Memory system with row clamping arrangement | |
US4651302A (en) | Read only memory including an isolation network connected between the array of memory cells and the output sense amplifier whereby reading speed is enhanced | |
JPH022239B2 (fr) | ||
US4272811A (en) | Write and read control circuit for semiconductor memories | |
JPS6052518B2 (ja) | 半導体記憶装置 | |
US4456979A (en) | Static semiconductor memory device | |
US4398268A (en) | Semiconductor integrated circuit device | |
US5258951A (en) | Memory having output buffer enable by level comparison and method therefor | |
JPS6228515B2 (fr) | ||
JPH041957B2 (fr) | ||
JPH0241111B2 (fr) | ||
US5398201A (en) | Bit-line drive circuit for a semiconductor memory | |
JPS62262295A (ja) | ランダム・アクセス・メモリ | |
JPH0259557B2 (fr) | ||
US4555776A (en) | Voltage balancing circuit for memory systems | |
JP2656676B2 (ja) | メモリ選択回路 | |
JPS6235191B2 (fr) | ||
KR0148580B1 (ko) | 반도체 메모리 및 반도체 메모리셀 |