JPS6222765U - - Google Patents
Info
- Publication number
- JPS6222765U JPS6222765U JP11300785U JP11300785U JPS6222765U JP S6222765 U JPS6222765 U JP S6222765U JP 11300785 U JP11300785 U JP 11300785U JP 11300785 U JP11300785 U JP 11300785U JP S6222765 U JPS6222765 U JP S6222765U
- Authority
- JP
- Japan
- Prior art keywords
- digital
- circuit
- emphasis
- converted
- recording device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000010586 diagram Methods 0.000 description 2
Description
第１図は本考案によるデイジタル録音装置の一
実施例を示すブロツク図、第２図は従来のデイジ
タル録音装置の一例を示すブロツク図である。
１……ローパスフイルタ、２……プリエンフア
シス回路、３……サンプルホールド回路、４……
Ａ／Ｄ変換器、５……デイジタルデイエンフアシ
ス回路、６……信号処理回路。
FIG. 1 is a block diagram showing an embodiment of a digital recording device according to the present invention, and FIG. 2 is a block diagram showing an example of a conventional digital recording device. 1...Low pass filter, 2...Pre-emphasis circuit, 3...Sample hold circuit, 4...
A/D converter, 5... digital de-emphasis circuit, 6... signal processing circuit.
Claims (1)
によりプリエンフアシスを施し、サンプルホール
ド回路により標本化し、Ａ／Ｄ変換器によりＡ／
Ｄ変換したデイジタル信号を信号処理回路により
処理して録音するデイジタル録音装置において、 前記Ａ／Ｄ変換器の出力側に、Ａ／Ｄ変換した
デイジタル信号にデイエンフアシスを施すデイジ
タルデイエンフアシス回路を有することを特徴と
するデイジタル録音装置。[Claims for Utility Model Registration] An analog signal is input, pre-emphasized by a pre-emphasis circuit, sampled by a sample-hold circuit, and A/D converted by an A/D converter.
A digital recording device that processes and records a D-converted digital signal by a signal processing circuit, comprising a digital de-emphasis circuit that performs de-emphasis on the A/D-converted digital signal on the output side of the A/D converter. A digital recording device characterized by:
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11300785U JPH0351812Y2 (en) | 1985-07-25 | 1985-07-25 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11300785U JPH0351812Y2 (en) | 1985-07-25 | 1985-07-25 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6222765U true JPS6222765U (en) | 1987-02-12 |
| JPH0351812Y2 JPH0351812Y2 (en) | 1991-11-07 |
Family
ID=30994400
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP11300785U Expired JPH0351812Y2 (en) | 1985-07-25 | 1985-07-25 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0351812Y2 (en) |
-
1985
- 1985-07-25 JP JP11300785U patent/JPH0351812Y2/ja not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0351812Y2 (en) | 1991-11-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0220802U (en) | ||
| JPS6222765U (en) | ||
| JPS63105960U (en) | ||
| JPS63187413U (en) | ||
| JPS5927632U (en) | A/D converter | |
| JPS60155231U (en) | Analog-digital converter | |
| JPS637823U (en) | ||
| JPS60186756U (en) | Contour correction circuit | |
| JPS6277929U (en) | ||
| JPS6352172U (en) | ||
| JPS61103969U (en) | ||
| JPS6016200U (en) | Limiter amplifier in speech recognition equipment | |
| JPS59137642U (en) | Analog-to-digital converter | |
| JPS63105961U (en) | ||
| JPH021931U (en) | ||
| JPH0186329U (en) | ||
| JPS6418871U (en) | ||
| JPS621486U (en) | ||
| JPS60135937U (en) | Multi-input analog sampling circuit | |
| JPH0185961U (en) | ||
| JPS62110759U (en) | ||
| JPS6392438U (en) | ||
| JPS6433218U (en) | ||
| JPS60104954U (en) | data acquisition circuit | |
| JPS63156180U (en) |