JPS62216337A - Film carrier for semiconductor device - Google Patents

Film carrier for semiconductor device

Info

Publication number
JPS62216337A
JPS62216337A JP5804786A JP5804786A JPS62216337A JP S62216337 A JPS62216337 A JP S62216337A JP 5804786 A JP5804786 A JP 5804786A JP 5804786 A JP5804786 A JP 5804786A JP S62216337 A JPS62216337 A JP S62216337A
Authority
JP
Japan
Prior art keywords
film
electrode
wiring
contact
wirings
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP5804786A
Other languages
Japanese (ja)
Inventor
Masahiko Azuma
雅彦 東
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP5804786A priority Critical patent/JPS62216337A/en
Publication of JPS62216337A publication Critical patent/JPS62216337A/en
Pending legal-status Critical Current

Links

Landscapes

  • Wire Bonding (AREA)

Abstract

PURPOSE:To shorten a procedure, to reduce a cost and to prevent a film carrier from shortcircuiting in a semiconductor device by forming a contact metal of projecting section in contact with wirings through a film at opposite side of the wirings, press-bonding the metal to an electrode by thermal press-bonding to connect the electrode with the wirings. CONSTITUTION:Wirings 12 are formed on the projection 11a of a film 11, and the wirings are formed, for example, by a printing technique on the film having approx. 10mum of thickness, several mum thick. The contact 21 at the end of the wirings 12 has a structure in Figure b along the line A-A in Figure a, the projection 22a of a contact 22 of projecting section is engaged within the film 11, and a press-bonded portion 22b at opposite side of the projection 22a so mounts the metal 22 on the film 11 as to project externally from the film 11. In mounting, the contact 21 of the wirings 11 is brought to aluminum electrode 14 of a chip. Then, the projection 22a of the metal 22 is contacted with the electrode 14, the portion 22b is press-bonded, for example, by thermal press- bonding on the electrode 14 to connect the wirings 12 with the electrode 14.

Description

【発明の詳細な説明】 〔概要〕 バンプと同等の性能をもち、手番短縮とコストダウンを
実現する半導体装置用のフィルムキャリアの構造に関す
る。
DETAILED DESCRIPTION OF THE INVENTION [Summary] The present invention relates to a structure of a film carrier for a semiconductor device that has performance equivalent to that of a bump, and achieves reductions in turn and cost.

〔産業上の利用分野〕[Industrial application field]

本発明は半導体装置用のフィルムキャリアに関するもの
で、さらに詳しく言えばICカード内に収納される半導
体チップの電極と接続をとるための配線を形成したフィ
ルムキャリアの構造に関するものである。
The present invention relates to a film carrier for semiconductor devices, and more specifically, to the structure of a film carrier on which wiring is formed for connection to the electrodes of a semiconductor chip housed in an IC card.

〔従来の技術〕[Conventional technology]

従来の磁気ストライプをもったカードに代って、半導体
チップ(以下単にチップという)を収納したICカード
が開発されている。
In place of conventional cards with magnetic stripes, IC cards containing semiconductor chips (hereinafter simply referred to as chips) have been developed.

ICカードは一般に数ミリの厚さのものであり、その内
部に封じ込まれるチップはそれ以下の2〜3mmの厚さ
に形成され、かかるチップの電極と接続をとるための配
線を形成したフィルムキャリアは特殊の構造のものであ
る。
An IC card is generally a few millimeters thick, and the chip enclosed inside it is formed to a thickness of 2 to 3 mm, and a film is formed with wiring to connect to the electrodes of the chip. The carrier is of special construction.

第3図(a)、(b)および(C1は前記したフィルム
キャリアの平面図、部分的拡大平面図および側面図であ
って、同図において、10はフィルムキャリア、11は
絶縁体フィルム、12は例えば錫メッキした銅の配線で
ある。
3(a), (b) and (C1 are a plan view, a partially enlarged plan view, and a side view of the film carrier described above, in which 10 is a film carrier, 11 is an insulating film, and 12 is a side view of the film carrier. is, for example, tin-plated copper wiring.

他方、チップの構造は第4図と第5図の断面図に示され
、図中、13はチップ、14はチップ13に形成された
アルミニウム(A7りの電極、15はチップ13の表面
に設けられたカバー膜で、このカバー膜15には電極1
4のためのボンディング窓15aが窓開けされている。
On the other hand, the structure of the chip is shown in the cross-sectional views of FIGS. 4 and 5, in which 13 is the chip, 14 is the aluminum (A7 electrode) formed on the chip 13, and 15 is the aluminum electrode formed on the surface of the chip 13. This cover film 15 has an electrode 1 on it.
The bonding window 15a for No. 4 is opened.

チップ13の電極14と配線12とを接続するには、電
極14上にバリアメタル11g116を介して例えば金
(Au)のバンプ(bump) 17を形成し、バンプ
17に配線12のコンタクト部12aを熱圧着によって
第5図に示す如く接続する。バリアメタル膜16はiと
Auの共晶反応を防止するために設けられ、バンプ17
は20μm程度の厚さにメッキによって成長する。
To connect the electrode 14 of the chip 13 and the wiring 12, a bump 17 made of, for example, gold (Au) is formed on the electrode 14 via the barrier metal 11g116, and the contact portion 12a of the wiring 12 is connected to the bump 17. The connections are made by thermocompression bonding as shown in FIG. The barrier metal film 16 is provided to prevent the eutectic reaction between i and Au, and the bump 17
is grown by plating to a thickness of about 20 μm.

〔発明が解決しようとする問題点〕 前記した方法における問題点は、Auと八βの共晶反応
によって篩がA2中へ拡散することを防止するためにバ
リアメタル膜16を設けなければならず、Auをメッキ
で成長するために10工程以上の手番が増加してコスト
を上昇させ、またメッキそれ自体に数時間を要する、こ
となどである。更に、配線12のコンタクト部12aは
第5図に示される圧着状態前には浮いた状態にあるので
、曲ったりすることにより短絡する危険がある。
[Problems to be Solved by the Invention] The problem with the above method is that a barrier metal film 16 must be provided to prevent the sieve from diffusing into A2 due to the eutectic reaction between Au and 8β. , growing Au by plating requires more than 10 steps, increasing costs, and plating itself takes several hours. Further, since the contact portion 12a of the wiring 12 is in a floating state before being crimped as shown in FIG. 5, there is a risk of a short circuit due to bending.

本発明はこのような点に鑑みて創作されたもので、手番
短絡、コスト低減に有効で、コンタクト(接続)形成に
おいて短絡の危険のない配線をもったフィルムキャリア
を提供することを目的とする。
The present invention was created in view of these points, and an object of the present invention is to provide a film carrier having wiring that is effective in reducing manual short circuits and cost reduction, and without the risk of short circuits during contact (connection) formation. do.

〔問題点を解決するための手段〕[Means for solving problems]

第1図falと(b)は本発明実施例の平面図と断面図
、第2図は第1図の配線を用いたチップ電極との接続を
示す本発明実施例の断面図である。
FIGS. 1 fal and (b) are a plan view and a cross-sectional view of an embodiment of the present invention, and FIG. 2 is a cross-sectional view of the embodiment of the present invention showing connection with a chip electrode using the wiring shown in FIG. 1.

本発明にかかるフィルムキャリア10においては、フィ
ルムキャリア10の絶縁体フィルム11の突出部11a
に形成した配線12のコンタクト部21において、配線
12の反対側にフィルム11を貫通して配線11に接触
した断面凸状の、すなわち凸状部22aと圧着部22b
をもったコンタクト用メタル22を設け、熱圧着によっ
てコンタクト用メタル22をAj2の電極工4と圧着さ
せて電極工4と配線12とを接続する。
In the film carrier 10 according to the present invention, the protrusion 11a of the insulating film 11 of the film carrier 10
In the contact portion 21 of the wiring 12 formed in the above, on the opposite side of the wiring 12, there is a convex cross section that penetrates the film 11 and contacts the wiring 11, that is, a convex portion 22a and a crimp portion 22b.
A contact metal 22 having a diameter is provided, and the contact metal 22 is bonded to the electrode work 4 of Aj2 by thermocompression bonding to connect the electrode work 4 and the wiring 12.

〔作用〕[Effect]

前記したコンタクト用メタル22は、−万端部分は配線
12と接触しており、その他方端部分は熱圧着によって
電極14と接続するのであるから、従来のバンプ17が
不要になり、またコンタクト用メタルにiと共晶反応を
発生することのない材料を用いると従来のバリアメタル
16は不要になる。
The contact metal 22 mentioned above is in contact with the wiring 12 at the negative end, and the other end is connected to the electrode 14 by thermocompression bonding, so the conventional bump 17 is no longer necessary, and the contact metal If a material that does not cause a eutectic reaction with i is used, the conventional barrier metal 16 becomes unnecessary.

〔実施例〕〔Example〕

以下、図面を参照して本発明の実施例を詳細に説明する
Embodiments of the present invention will be described in detail below with reference to the drawings.

従来例で、配線12のコンタクト部は第3図に示される
如くフィルム11面から突出し、配線I2のこの突出部
分は浮いたままの状態にあったが、本発明においては、
配線12はフィルム11の突出部11a上に形成される
。配線は厚さ約10μmのフィルム上に例えば印刷技法
によって形成され厚さ数μmのものである。
In the conventional example, the contact portion of the wiring 12 protruded from the surface of the film 11 as shown in FIG. 3, and this protruding portion of the wiring I2 remained floating, but in the present invention,
The wiring 12 is formed on the protrusion 11a of the film 11. The wiring is formed on a film with a thickness of about 10 μm by, for example, a printing technique, and has a thickness of several μm.

配線12の先端のコンタクト部21は、第1図fa)の
A−A線に層間図中)に示される如き構造のもので、断
面凸状のコンタクト用メタル22の凸出部22aはフィ
ルム11内に嵌合し、凸出部22aの反対側の圧着部2
2bはフィルム11の外部に突出するようにコンタクト
用メタル22をフィルム11に装着する。コンタクト部
21を除くと、配線は従来例と同様で、第1図B−B線
に沿う断面図は第3図(C)の側面図と同じに現れる。
The contact portion 21 at the tip of the wiring 12 has a structure as shown in the interlayer diagram on line A-A in FIG. The crimping part 2 on the opposite side of the protruding part 22a
Reference numeral 2b attaches a contact metal 22 to the film 11 so as to protrude to the outside of the film 11. Except for the contact portion 21, the wiring is the same as that of the conventional example, and the cross-sectional view taken along the line B--B in FIG. 1 appears the same as the side view in FIG. 3(C).

かかる構成を得るためには、フィルム11に穴をあけ、
この穴に凸出部22aを嵌合させるとよい。コンタクト
用メタルは^lと共晶反応を発生しない材料、例えばタ
ングステンで形成し、圧着部22bの高さは第1図(b
lに示す高さく20.17m)ニ設定シタ。
In order to obtain such a configuration, holes are made in the film 11,
It is preferable to fit the protruding portion 22a into this hole. The contact metal is made of a material that does not cause a eutectic reaction, such as tungsten, and the height of the crimp portion 22b is as shown in Figure 1 (b).
Height 20.17 m) as shown in Figure 1).

実装において、第1図(′b)に示される配線11のコ
ンタクト部21を第2図に示される如くチップのAj2
電極14の上にもってくる。チップにおいては、コンタ
クト用メタルとAj!の共晶反応のおそれはないので、
従来のバリアメタル16は設けてない。
During mounting, the contact portion 21 of the wiring 11 shown in FIG. 1('b) is connected to the Aj2 of the chip as shown in FIG.
It comes on top of the electrode 14. For chips, contact metal and Aj! Since there is no risk of eutectic reaction of
The conventional barrier metal 16 is not provided.

コンタクト用メタル22の圧着部22bを電極14と接
触させ、例えば熱圧着によって第2図に示される如く圧
着部22bを電極14に圧着し、配線12と電極14と
を接続する。
The crimp portion 22b of the contact metal 22 is brought into contact with the electrode 14, and the crimp portion 22b is crimp-bonded to the electrode 14 by, for example, thermocompression bonding, as shown in FIG. 2, thereby connecting the wiring 12 and the electrode 14.

上記したフィルムキャリアを用いる利点は、ウェハプロ
セスの段階でチップ13の電極14の配置は決っている
ので、この電極配置に対応してフィルムキャリアの製作
をなし、ウェハプロセスの終ったウェハに対して第2図
に示されるコンタクトをとる工程が直ちに進められるこ
とで、すなわちバリアメタルの形成が不要になり、メッ
キ工程が省略されるので、ウェハプロセスの終った後に
メッキでバンプの成長をなし、それが終った始めて第5
図に示されるコンタクト形成の工程が進められた従来技
術に比べて製造手番と時間を大幅に短縮し、コスト低減
が実現される。
The advantage of using the above-mentioned film carrier is that since the arrangement of the electrodes 14 of the chip 13 is determined at the wafer process stage, the film carrier can be manufactured in accordance with this electrode arrangement, and the wafer can be attached to the wafer after the wafer process. By proceeding immediately with the process of forming the contact shown in Figure 2, in other words, there is no need to form a barrier metal, and the plating process is omitted, so bumps can be grown by plating after the wafer process, and 5th time since the end of
Compared to the conventional technology in which the contact formation process shown in the figure is advanced, the manufacturing steps and time are significantly shortened, and costs are reduced.

また、従来例においては前述した如く、浮いた状態にあ
る配線のコンタクト部12aとバンプ17とを熱圧着し
たもので、例えばコンタクト部12aが曲っていたりす
ると正しいコンタクトが得られず短絡する危険があった
が、本発明によると、圧着されて配線12の幅よりも幅
が拡がる圧着部22bと電極14とを熱圧着するのであ
るから、短絡などの危険が回避される利点がある。
In addition, as described above, in the conventional example, the contact part 12a of the wiring in a floating state and the bump 17 are bonded by thermocompression, and if the contact part 12a is bent, for example, correct contact cannot be obtained and there is a risk of short circuit. However, according to the present invention, since the crimp portion 22b, which is crimped and has a width larger than the width of the wiring 12, and the electrode 14 are thermocompression bonded, there is an advantage that risks such as short circuits can be avoided.

〔発明の効果〕〔Effect of the invention〕

以上性べてきたように本発明によれば、2〜3mmと薄
く形成されたチップの電極に配線を接続するにおいて、
手番短縮、コスト低減、短絡防止などの効果が得られ、
ICカードなどの製造歩留りの向上に有効である。
As described above, according to the present invention, when connecting wiring to electrodes of a chip formed as thin as 2 to 3 mm,
Effects such as shorter turnaround times, lower costs, and prevention of short circuits can be obtained.
This is effective in improving the manufacturing yield of IC cards, etc.

なお、上記はrcカードの場合、配線を熱圧着により接
続する場合を例に説明したが、本発明の通用範囲はIC
カードを用いる例に限定されるものでなく、配線の接続
方法も熱圧着に限定されるものでない。
Note that the above description is based on an example in which the wiring is connected by thermocompression bonding in the case of an RC card, but the scope of the present invention is not limited to IC cards.
The present invention is not limited to the example using a card, and the wiring connection method is not limited to thermocompression bonding.

【図面の簡単な説明】[Brief explanation of drawings]

第1図fa)とfb)は本発明実施例の平面図と断面図
、第2図は本発明実施例の断面図、 第3図fa) 、 fb)および(C)は従来例の平面
図1部分的拡大子面図および側面図、 第4図と第5図は従来例の断面図である。 第1図ないし第5図において、 10はフィルムキャリア、 11はフィルム、 11aは突出部、 12は配線、 12aは配線12のコンタクト部、 13はチップ 14は電極、 15はカバー膜、 15aはボンディング窓、 16はバリアメタル、 17はバンプ、 21はコンタクト部、 22はコンタクト用メタル、 22aは凸出部、 22bは圧着部である。 代理人  弁理士  久木元   彰 復代理人 弁理士  大 菅 義 之 よ 嚢 冨 (5f) へ 、    −イ
Figures 1 fa) and fb) are a plan view and a sectional view of an embodiment of the present invention, Figure 2 is a sectional view of an embodiment of the present invention, and Figure 3 fa), fb), and (C) are a plan view of a conventional example. 1 is a partially enlarged front view and a side view, and FIGS. 4 and 5 are cross-sectional views of the conventional example. 1 to 5, 10 is a film carrier, 11 is a film, 11a is a protrusion, 12 is a wiring, 12a is a contact part of the wiring 12, 13 is a chip 14 is an electrode, 15 is a cover film, 15a is a bonding 16 is a barrier metal, 17 is a bump, 21 is a contact portion, 22 is a contact metal, 22a is a protruding portion, and 22b is a crimp portion. Agent Patent Attorney Hajime Kuki Agent Patent Attorney Yoshiyuki Osuga To Fukutomi (5f) -I

Claims (1)

【特許請求の範囲】 絶縁体フィルム(11)上に半導体チップ(13)の電
極(14)に接続される配線(12)が形成されてなる
フィルムキャリア(10)において、フィルム(11)
の突出部(11a)上に配線(12)を配置し、 配線(12)のコンタクト部(21)において、配線(
12)のフィルム(11)を介して反対側にコンタクト
用メタル(22)を、該メタルの凸出部(22a)はフ
ィルム(11)を通して配線(12)と接触し、凸出部
(22a)の下方の圧着部(22b)はフィルム(11
)の面より突出する如くに設け、該圧着部(22b)を
直接チップの電極(14)に圧着する構成としたことを
特徴とする半導体装置用のフィルムキャリア。
[Claims] In a film carrier (10) in which a wiring (12) connected to an electrode (14) of a semiconductor chip (13) is formed on an insulating film (11), the film (11)
The wiring (12) is arranged on the protrusion (11a) of the wiring (12), and the wiring (12) is placed on the contact part (21) of the wiring (12).
A contact metal (22) is placed on the opposite side of 12) through the film (11), and the protruding part (22a) of the metal contacts the wiring (12) through the film (11), and the protruding part (22a) The lower crimp part (22b) of the film (11
1. A film carrier for a semiconductor device, characterized in that the crimping portion (22b) is provided so as to protrude from the surface of the semiconductor device, and the crimping portion (22b) is directly crimped to an electrode (14) of a chip.
JP5804786A 1986-03-18 1986-03-18 Film carrier for semiconductor device Pending JPS62216337A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5804786A JPS62216337A (en) 1986-03-18 1986-03-18 Film carrier for semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5804786A JPS62216337A (en) 1986-03-18 1986-03-18 Film carrier for semiconductor device

Publications (1)

Publication Number Publication Date
JPS62216337A true JPS62216337A (en) 1987-09-22

Family

ID=13073016

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5804786A Pending JPS62216337A (en) 1986-03-18 1986-03-18 Film carrier for semiconductor device

Country Status (1)

Country Link
JP (1) JPS62216337A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5057456A (en) * 1988-08-23 1991-10-15 Bull, S.A. Method of manufacturing a tab semiconductor package by securing a thin insulating frame to inner leads of the package

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5057456A (en) * 1988-08-23 1991-10-15 Bull, S.A. Method of manufacturing a tab semiconductor package by securing a thin insulating frame to inner leads of the package

Similar Documents

Publication Publication Date Title
JP3631120B2 (en) Semiconductor device
US5834338A (en) Chip carrier semiconductor device assembly and a method for forming the same
JP2830351B2 (en) Semiconductor device connection method
JPS62281435A (en) Semiconductor device
JP2674536B2 (en) Chip carrier semiconductor device and manufacturing method thereof
JPS62216337A (en) Film carrier for semiconductor device
US6424049B1 (en) Semiconductor device having chip-on-chip structure and semiconductor chip used therefor
JP3043484B2 (en) Semiconductor device
JP2009508326A (en) Protective barrier layer for electrodes of semiconductor devices
JPH0349246A (en) Semiconductor integrated circuit device
JPH06120296A (en) Semiconductor integrated circuit device
JP3019065B2 (en) Semiconductor device connection method
JP2858844B2 (en) Semiconductor integrated circuit device
US7037754B2 (en) Semiconductor chip and method of producing the same
JP4668608B2 (en) Semiconductor chip, semiconductor device using the same, and semiconductor chip manufacturing method
JP3965767B2 (en) Semiconductor chip substrate mounting structure
JPH0719797B2 (en) Semiconductor device mounting tool
JP2001094043A (en) Semiconductor chip
JPH08250545A (en) Semiconductor device and manufacture thereof
JP2551243B2 (en) Semiconductor device
JPS59193054A (en) Semiconductor device
JP2008160017A (en) Semiconductor package and manufacturing method therefor
JPH0793309B2 (en) Semiconductor device connection method
JPH0547848A (en) Semiconductor device
JPH02159033A (en) Semiconductor device