JPS6220581B2 - - Google Patents
Info
- Publication number
- JPS6220581B2 JPS6220581B2 JP57182687A JP18268782A JPS6220581B2 JP S6220581 B2 JPS6220581 B2 JP S6220581B2 JP 57182687 A JP57182687 A JP 57182687A JP 18268782 A JP18268782 A JP 18268782A JP S6220581 B2 JPS6220581 B2 JP S6220581B2
- Authority
- JP
- Japan
- Prior art keywords
- fetch
- signal
- state
- instruction
- microprocessor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/25—Testing of logic operation, e.g. by logic analysers
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Debugging And Monitoring (AREA)
- Executing Machine-Instructions (AREA)
- Bus Control (AREA)
- Advance Control (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US31246681A | 1981-10-19 | 1981-10-19 | |
| US312466 | 1981-10-19 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5880743A JPS5880743A (ja) | 1983-05-14 |
| JPS6220581B2 true JPS6220581B2 (enrdf_load_stackoverflow) | 1987-05-07 |
Family
ID=23211585
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57182687A Granted JPS5880743A (ja) | 1981-10-19 | 1982-10-18 | マイクロプロセツサ用フエツチ予告装置 |
Country Status (4)
| Country | Link |
|---|---|
| JP (1) | JPS5880743A (enrdf_load_stackoverflow) |
| DE (1) | DE3238566C2 (enrdf_load_stackoverflow) |
| GB (1) | GB2110440A (enrdf_load_stackoverflow) |
| NL (1) | NL8203838A (enrdf_load_stackoverflow) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3429112A1 (de) * | 1984-08-03 | 1986-02-06 | Siemens AG, 1000 Berlin und 8000 München | Verfahren und schaltungsanordnung zur generierung von steuerinformationen aus statussignalen eines mirkroprozessors |
| US4759019A (en) * | 1986-07-10 | 1988-07-19 | International Business Machines Corporation | Programmable fault injection tool |
| RU2116665C1 (ru) * | 1997-02-18 | 1998-07-27 | Курский государственный технический университет | Модуль мультимикропрограммной системы |
-
1982
- 1982-08-25 GB GB08224374A patent/GB2110440A/en not_active Withdrawn
- 1982-10-01 NL NL8203838A patent/NL8203838A/nl not_active Application Discontinuation
- 1982-10-18 JP JP57182687A patent/JPS5880743A/ja active Granted
- 1982-10-18 DE DE19823238566 patent/DE3238566C2/de not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| GB2110440A (en) | 1983-06-15 |
| NL8203838A (nl) | 1983-05-16 |
| DE3238566C2 (de) | 1984-06-28 |
| JPS5880743A (ja) | 1983-05-14 |
| DE3238566A1 (de) | 1983-05-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0464494B1 (en) | A high performance pipelined emulator | |
| KR880000297B1 (ko) | 부정장(不定長)명령을 갖는 데이터처리장치 | |
| KR100327777B1 (ko) | 다중명령 세트를 이용한 데이터 프로세싱 장치 | |
| US5091853A (en) | Chained addressing mode pipelined processor which merges separately decoded parts of a multiple operation instruction | |
| EP0057788B1 (en) | Data processing system with external microcode control unit | |
| US5481734A (en) | Data processor having 2n bits width data bus for context switching function | |
| US5218711A (en) | Microprocessor having program counter registers for its coprocessors | |
| US20020049894A1 (en) | Method and apparatus for interfacing a processor to a coprocessor | |
| JPS6029126B2 (ja) | デ−タ処理装置 | |
| US5313644A (en) | System having status update controller for determining which one of parallel operation results of execution units is allowed to set conditions of shared processor status word | |
| JPH035835A (ja) | マイクロプロセッサ | |
| US6131158A (en) | Data processing system capable of executing groups of instructions, including at least one arithmetic instruction, in parallel | |
| US5502827A (en) | Pipelined data processor for floating point and integer operation with exception handling | |
| US4945511A (en) | Improved pipelined processor with two stage decoder for exchanging register values for similar operand instructions | |
| US5255382A (en) | Program memory expander for 8051-based microcontrolled system | |
| US5542060A (en) | Data processor including a decoding unit for decomposing a multifunctional data transfer instruction into a plurality of control codes | |
| EP0139080B1 (en) | An information-processing system | |
| US5276825A (en) | Apparatus for quickly determining actual jump addresses by assuming each instruction of a plurality of fetched instructions is a jump instruction | |
| US5034880A (en) | Apparatus and method for executing a conditional branch instruction | |
| JPH07120284B2 (ja) | データ処理装置 | |
| US6757809B1 (en) | Data processor having 2n bits width data bus for context switching functions | |
| US4028670A (en) | Fetch instruction for operand address calculation | |
| JPS6220581B2 (enrdf_load_stackoverflow) | ||
| US6832334B2 (en) | Computer register watch | |
| US5237664A (en) | Pipeline circuit |