JPS6220581B2 - - Google Patents

Info

Publication number
JPS6220581B2
JPS6220581B2 JP57182687A JP18268782A JPS6220581B2 JP S6220581 B2 JPS6220581 B2 JP S6220581B2 JP 57182687 A JP57182687 A JP 57182687A JP 18268782 A JP18268782 A JP 18268782A JP S6220581 B2 JPS6220581 B2 JP S6220581B2
Authority
JP
Japan
Prior art keywords
fetch
signal
state
instruction
microprocessor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57182687A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5880743A (ja
Inventor
Uiriamu Bogaadasu Deebitsudo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tektronix Inc
Original Assignee
Tektronix Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tektronix Inc filed Critical Tektronix Inc
Publication of JPS5880743A publication Critical patent/JPS5880743A/ja
Publication of JPS6220581B2 publication Critical patent/JPS6220581B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/25—Testing of logic operation, e.g. by logic analysers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Debugging And Monitoring (AREA)
  • Executing Machine-Instructions (AREA)
  • Advance Control (AREA)
  • Bus Control (AREA)
JP57182687A 1981-10-19 1982-10-18 マイクロプロセツサ用フエツチ予告装置 Granted JPS5880743A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US31246681A 1981-10-19 1981-10-19
US312466 1981-10-19

Publications (2)

Publication Number Publication Date
JPS5880743A JPS5880743A (ja) 1983-05-14
JPS6220581B2 true JPS6220581B2 (enrdf_load_stackoverflow) 1987-05-07

Family

ID=23211585

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57182687A Granted JPS5880743A (ja) 1981-10-19 1982-10-18 マイクロプロセツサ用フエツチ予告装置

Country Status (4)

Country Link
JP (1) JPS5880743A (enrdf_load_stackoverflow)
DE (1) DE3238566C2 (enrdf_load_stackoverflow)
GB (1) GB2110440A (enrdf_load_stackoverflow)
NL (1) NL8203838A (enrdf_load_stackoverflow)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3429112A1 (de) * 1984-08-03 1986-02-06 Siemens AG, 1000 Berlin und 8000 München Verfahren und schaltungsanordnung zur generierung von steuerinformationen aus statussignalen eines mirkroprozessors
US4759019A (en) * 1986-07-10 1988-07-19 International Business Machines Corporation Programmable fault injection tool
RU2116665C1 (ru) * 1997-02-18 1998-07-27 Курский государственный технический университет Модуль мультимикропрограммной системы

Also Published As

Publication number Publication date
JPS5880743A (ja) 1983-05-14
DE3238566A1 (de) 1983-05-05
NL8203838A (nl) 1983-05-16
GB2110440A (en) 1983-06-15
DE3238566C2 (de) 1984-06-28

Similar Documents

Publication Publication Date Title
EP0464494B1 (en) A high performance pipelined emulator
US5560036A (en) Data processing having incircuit emulation function
KR100327777B1 (ko) 다중명령 세트를 이용한 데이터 프로세싱 장치
US5091853A (en) Chained addressing mode pipelined processor which merges separately decoded parts of a multiple operation instruction
US5465376A (en) Microprocessor, coprocessor and data processing system using them
JPS6029126B2 (ja) デ−タ処理装置
US5313644A (en) System having status update controller for determining which one of parallel operation results of execution units is allowed to set conditions of shared processor status word
JPH035835A (ja) マイクロプロセッサ
US6058471A (en) Data processing system capable of executing groups of instructions in parallel
US4945511A (en) Improved pipelined processor with two stage decoder for exchanging register values for similar operand instructions
US5542060A (en) Data processor including a decoding unit for decomposing a multifunctional data transfer instruction into a plurality of control codes
US5276825A (en) Apparatus for quickly determining actual jump addresses by assuming each instruction of a plurality of fetched instructions is a jump instruction
JPH07120284B2 (ja) データ処理装置
US6757809B1 (en) Data processor having 2n bits width data bus for context switching functions
US5034880A (en) Apparatus and method for executing a conditional branch instruction
US4028670A (en) Fetch instruction for operand address calculation
JPS6220581B2 (enrdf_load_stackoverflow)
US6832334B2 (en) Computer register watch
EP0324952B1 (en) Branching circuit for a pipelined processor
US7631166B1 (en) Processing instruction without operand by inferring related operation and operand address from previous instruction for extended precision computation
US5860155A (en) Instruction decoding mechanism for reducing execution time by earlier detection and replacement of indirect addresses with direct addresses
EP0417587B1 (en) Data processor having function of checking undefined addressing prescribed for each of instructions of variable length
US5745723A (en) Data processing system capable of execution of plural instructions in parallel
JPH01120638A (ja) 情報処理装置
JP2581565B2 (ja) ガード付命令を実行するデータ処理装置