JPS62204642A - 回線走査制御方式 - Google Patents

回線走査制御方式

Info

Publication number
JPS62204642A
JPS62204642A JP61046372A JP4637286A JPS62204642A JP S62204642 A JPS62204642 A JP S62204642A JP 61046372 A JP61046372 A JP 61046372A JP 4637286 A JP4637286 A JP 4637286A JP S62204642 A JPS62204642 A JP S62204642A
Authority
JP
Japan
Prior art keywords
line
lcw
address
memory
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP61046372A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0362341B2 (enrdf_load_stackoverflow
Inventor
Akio Hanazawa
花沢　章夫
Taiho Higuchi
樋口　大奉
Hajime Takahashi
肇 高橋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP61046372A priority Critical patent/JPS62204642A/ja
Publication of JPS62204642A publication Critical patent/JPS62204642A/ja
Publication of JPH0362341B2 publication Critical patent/JPH0362341B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Communication Control (AREA)
JP61046372A 1986-03-05 1986-03-05 回線走査制御方式 Granted JPS62204642A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61046372A JPS62204642A (ja) 1986-03-05 1986-03-05 回線走査制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61046372A JPS62204642A (ja) 1986-03-05 1986-03-05 回線走査制御方式

Publications (2)

Publication Number Publication Date
JPS62204642A true JPS62204642A (ja) 1987-09-09
JPH0362341B2 JPH0362341B2 (enrdf_load_stackoverflow) 1991-09-25

Family

ID=12745316

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61046372A Granted JPS62204642A (ja) 1986-03-05 1986-03-05 回線走査制御方式

Country Status (1)

Country Link
JP (1) JPS62204642A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH0362341B2 (enrdf_load_stackoverflow) 1991-09-25

Similar Documents

Publication Publication Date Title
US4558429A (en) Pause apparatus for a memory controller with interleaved queuing apparatus
US4523272A (en) Bus selection control in a data transmission apparatus for a multiprocessor system
US3940743A (en) Interconnecting unit for independently operable data processing systems
US4755937A (en) Method and apparatus for high bandwidth shared memory
US4695948A (en) Bus to bus converter using a RAM for multiple address mapping
US4509140A (en) Data transmitting link
JPH04257054A (ja) チャネル間接続装置
US5481678A (en) Data processor including selection mechanism for coupling internal and external request signals to interrupt and DMA controllers
EP1653370A2 (en) Bus controller
JPS6246025B2 (enrdf_load_stackoverflow)
EP0587370A1 (en) Method and apparatus for software sharing between multiple controllers
JPS62204642A (ja) 回線走査制御方式
EP0064074B1 (en) Data transmitting link
US5379395A (en) Semiconductor integrated circuit for central processor interfacing which enables random and serial access to single port memories
US4602329A (en) Data processing system having an address translation unit shared by a CPU and a channel unit
JPH07271654A (ja) コントローラ
JPS6113633B2 (enrdf_load_stackoverflow)
JP2546901B2 (ja) 通信制御装置
JPH01291343A (ja) メモリ管理装置
JPH087738B2 (ja) エンディアン変換方式
JP2505298B2 (ja) スプリットバスにおける可変バス幅指定方式及び可変バス幅情報受信方式
EP1459191B1 (en) Communication bus system
KR880000462B1 (ko) 멀티프로세서 시스템에 있어서의 데이터전송장치
JPH0371364A (ja) プロセッサ
JPS62154056A (ja) デ−タ通信用インタ−フエイス