JPS6218796A - Laminated circuit board - Google Patents

Laminated circuit board

Info

Publication number
JPS6218796A
JPS6218796A JP15909785A JP15909785A JPS6218796A JP S6218796 A JPS6218796 A JP S6218796A JP 15909785 A JP15909785 A JP 15909785A JP 15909785 A JP15909785 A JP 15909785A JP S6218796 A JPS6218796 A JP S6218796A
Authority
JP
Japan
Prior art keywords
pattern
circuit board
board
power supply
laminated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP15909785A
Other languages
Japanese (ja)
Inventor
尾崎 典男
山下 久美
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP15909785A priority Critical patent/JPS6218796A/en
Publication of JPS6218796A publication Critical patent/JPS6218796A/en
Pending legal-status Critical Current

Links

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【発明の詳細な説明】 〔概要〕 近時1機器の高性能化、高密度化に伴い積層回路基板は
、基板内配線収容能力を高めることが要請される。
DETAILED DESCRIPTION OF THE INVENTION [Summary] With the recent increase in performance and density of devices, a multilayer circuit board is required to have an increased capacity for accommodating wiring within the board.

本発明は前記要請に鑑み、積層回路基板内の特に電源回
路に対して、そのインピーダンスの位置的バラツキある
いはインピーダンス分布の不均等を改善する電源バスパ
ターン構成手段に就いて提示するものである。
In view of the above-mentioned requirements, the present invention proposes a means for configuring a power bus pattern that improves positional variations in impedance or non-uniformity in impedance distribution, particularly for power supply circuits in a laminated circuit board.

〔産業上の利用分野〕[Industrial application field]

本発明は、各種の信号線回路を共存する電源回路に係る
積層回路基板に関する。
The present invention relates to a laminated circuit board related to a power supply circuit that coexists with various signal line circuits.

所謂、多層プリント配線板と呼ばれる積層回路基板は、
配線導体として銅薄膜、眉間絶縁材料としてガラス基材
入エポキシ樹脂板が最もよく使用され、また層間回路接
続は導体化スルーホールでされる。積層回路基板はこれ
に搭載するLSIなど高集積化部品に対する信号パスラ
イン等の配線収容能力の増大に対処するため、一般的に
は積層基板数の増大と、基板の大型化が進められつつあ
る。
A laminated circuit board called a multilayer printed wiring board is
A thin copper film is most often used as the wiring conductor, and an epoxy resin board with a glass base is used as the glabellar insulating material, and interlayer circuit connections are made with conductive through holes. In order to cope with the increase in the wiring capacity of multilayer circuit boards such as signal path lines for highly integrated components such as LSIs mounted on these boards, the number of multilayer circuit boards is generally increasing and the size of the boards is increasing. .

更に積層回路基板は、前記配線収容能力とは別に特性上
、信号の伝達特性やあるいは搭載部品の動作信頼性を保
証するため、該基板の一内層に設ける例えば電源パスラ
インは低インピーダンスであることが要求される。然し
なから前記配線収容能力の増大にともない、従来設定し
ていた広面積の低インピーダンス電源回路が確保されず
、該基板の電源安定化に支障となりその対策が必要とさ
れる。
Furthermore, in addition to the wiring capacity, the laminated circuit board also has characteristics such that, in order to guarantee signal transmission characteristics and operational reliability of mounted components, for example, a power supply path line provided on an inner layer of the board must have low impedance. is required. However, with the increase in the wiring capacity, it is no longer possible to provide a wide-area, low-impedance power supply circuit, which has been provided in the past, which poses a problem in stabilizing the power supply of the board, and countermeasures are required.

〔従来の技術と発明が解決しようとする問題点〕電源ハ
スパターン(回路)形成になる積層基板斜視図を第1図
に示す。
[Prior art and problems to be solved by the invention] FIG. 1 shows a perspective view of a laminated substrate on which a power lotus pattern (circuit) is formed.

斜視図の回路構成は次の通り。The circuit configuration in the perspective view is as follows.

図中、 12は積層内部の一基板10のwl薄をエツチ
ング処理成形せる電源回路パターン(逆向きのコ字パタ
ーン)である。13は電源バスパターン12の電源側接
続部、 14は図示されない表面基板側に実装された部
品、15は前記バスパターン12へ接続される部品14
のスルーホール風通を意味するリード。
In the figure, reference numeral 12 denotes a power circuit pattern (an inverted U-shaped pattern) formed by etching the wl thickness of one substrate 10 inside the stack. 13 is a power supply side connection portion of the power bus pattern 12; 14 is a component mounted on the front substrate side (not shown); and 15 is a component 14 connected to the bus pattern 12.
A lead that means through-hole ventilation.

及び16.17と18はそれぞれの基板面に形成された
信号配線パターンである。信号配線パターン16は電源
ハスパターン基板10と同じ基板上に形成されており、
配線パターン17及び18はスルーホール導通リード1
9及び20を経て他の回路基板に形成される。
and 16, 17 and 18 are signal wiring patterns formed on the respective substrate surfaces. The signal wiring pattern 16 is formed on the same substrate as the power lotus pattern substrate 10,
Wiring patterns 17 and 18 are through-hole conductive leads 1
9 and 20, and is formed on another circuit board.

ところで2例示スルーホール導通り−ド15.15を介
して行われる実装部品14への電源供給は、共に同じ電
位で供給されるべきものであるにかかわらず、信号配線
パターン16の領域の併設によって図示一点鎖線21の
如き迂回する電源バスパターン12となり、更には部分
的に細幅のバスパターン回路22となって電源電位の安
定化が図り難い(電源インピーダンスが高くなる)。そ
の結果として。
By the way, the power supply to the mounted components 14 via the two exemplary through-hole conductive leads 15 and 15 is performed by arranging the area of the signal wiring pattern 16, even though both should be supplied at the same potential. The power supply bus pattern 12 becomes a detour as shown by the dashed line 21 in the figure, and furthermore, the bus pattern circuit 22 becomes partially narrow, making it difficult to stabilize the power supply potential (power supply impedance becomes high). As a result.

積層回路基板に実装される部品動作にも支障を来たしそ
の対策が必要となる。
This also interferes with the operation of components mounted on the laminated circuit board, and countermeasures are required.

〔問題点を解決するための手段〕[Means for solving problems]

第1図は本発明電源バスパターンの一構成実施例とする
積層回路基板の斜視図である。
FIG. 1 is a perspective view of a laminated circuit board as an embodiment of the configuration of the power supply bus pattern of the present invention.

本発明は、少なくとも電源バスパターン12と配線パタ
ーン領域9を共存させる回路基板1.及び前記バスパタ
ーン12が形成された回路基板1と異なる単(又は複数
)基板に対しスルーホール接続されかつ電源バスパター
ン12の位置的電位分布の不均等を補償するパターン連
結部3,4と5が形成された回路基板2 (図は積層の
一基板を示す)とを具備する積層回路基板である。
The present invention provides a circuit board 1 in which at least a power bus pattern 12 and a wiring pattern area 9 coexist. and pattern connecting parts 3, 4 and 5 which are connected through-hole to a single (or plural) board different from the circuit board 1 on which the bus pattern 12 is formed and which compensate for uneven positional potential distribution of the power bus pattern 12. This is a laminated circuit board comprising a circuit board 2 (the figure shows one laminated board) on which is formed.

〔作 用〕[For production]

前記電源バスパターン12形成になる同一の基板lに対
して信号配線パターン領域が設定され、基板内収容配線
容量が増大することから近時の高密度化積層基板の要請
に応えることが出来る。
A signal wiring pattern area is set on the same substrate l on which the power bus pattern 12 is formed, and the wiring capacity accommodated within the substrate is increased, so that it is possible to meet the recent demand for high-density multilayer substrates.

また積層基板に実装される部品動作の安定性及び信頼性
が向上する。
Furthermore, the stability and reliability of the operation of components mounted on the laminated board are improved.

(実施例〕 第1図電源バスパターン回路実施例は第2図と同じコ字
型パターンが例示されるが、該斜線人のパターンはこれ
に限定するものではない。
(Example) Although the example of the power supply bus pattern circuit shown in FIG. 1 is exemplified by the same U-shaped pattern as shown in FIG. 2, the pattern of the diagonal lines is not limited to this.

積層される表面側基板を除く任意の回路基板1に対して
広い面積パターンを付与する電源バスパターン12が設
けられる。8亥ノマスパターン12はパターン領域9に
形成される信号等の配線に比べて極力低いインピーダン
スとされる。
A power bus pattern 12 is provided that provides a wide area pattern to any circuit board 1 other than the front side substrate to be laminated. The impedance of the eight-dimensional pattern 12 is as low as possible compared to the signal wiring formed in the pattern region 9.

図中、7は積層回路の表面側回路基板端面に形成された
エツジコネクタ接続の給電用電極である。
In the figure, reference numeral 7 denotes a power supply electrode connected to an edge connector formed on the end surface of the circuit board on the front side of the laminated circuit.

該給電用電極7はスルーホール接続8されて電源バスパ
ターン12に接続される。また、電源バスパターン12
が設けられた基板1とは別の回路基板には、前記バスパ
ターン12のパターン連結部3と4が形成される。前記
バス連結部3と4は共にスルーホール接続されて前記電
源バスパターン12と接続される。
The power feeding electrode 7 is connected to a power bus pattern 12 through a through hole connection 8. In addition, power bus pattern 12
The pattern connecting portions 3 and 4 of the bus pattern 12 are formed on a circuit board different from the substrate 1 on which the bus pattern 12 is provided. The bus connectors 3 and 4 are connected to the power bus pattern 12 through through holes.

パターン連結部3と4は、必ずしも同一の基板と限るも
のではなく必要に応じて複数に跨る基板回路に設定して
も構わない。
The pattern connecting parts 3 and 4 are not necessarily limited to the same board, and may be set to a plurality of board circuits as necessary.

尚又、前記二箇所のパターン連結部3と4によって電源
の低インピーダンスが確保されないときは、電源バスパ
ターン12に対してパターン連結部5を設定し前記バス
パターン12とスルーホール接続することも構わない。
Furthermore, if the low impedance of the power supply cannot be ensured by the two pattern connection parts 3 and 4, it is also possible to set the pattern connection part 5 to the power supply bus pattern 12 and make a through-hole connection with the bus pattern 12. do not have.

〔発明の効果〕〔Effect of the invention〕

以上説明したように本発明電源バスパターン構成を備え
る積層基板によれば、基板搭載になる部品駆動の電源イ
ンピーダンス分布が均等になることから基板回路の動作
が安定となる利点がある。
As described above, the laminated board having the power bus pattern configuration of the present invention has the advantage that the operation of the board circuit becomes stable because the power supply impedance distribution for driving components mounted on the board becomes uniform.

かかる観点から本発明の工業的効果は大きい。From this point of view, the industrial effects of the present invention are significant.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明電源ハスパターンの一回路構成実施例と
する積層回路基板の斜視図である。 第2図は従来の積層基板の斜視図である。 図中、■は配線パターン領域と電源バスパターンを共存
させた基板。 2はパターン連結部が形成された基板。 3.4.5は共にパターン連結部。 9は配線パターン連結部。
FIG. 1 is a perspective view of a laminated circuit board as an embodiment of the circuit configuration of the power supply lotus pattern of the present invention. FIG. 2 is a perspective view of a conventional laminated board. In the figure, ■ is a board on which a wiring pattern area and a power bus pattern coexist. 2 is a substrate on which a pattern connection portion is formed. 3.4.5 are both pattern connection parts. 9 is a wiring pattern connection part.

Claims (1)

【特許請求の範囲】[Claims]  少なくとも、配線パターン領域(9)と電源バスパタ
ーン(12)を共存させた基板(1)と、前記バスパタ
ーン(12)とスルーホール接続され且つ該バスパター
ン(12)の電位補償をするパターン連結部(3)、(
4)、(5)が形成されてなる基板(2)とを有するこ
とを特徴とする積層回路基板。
At least a substrate (1) on which a wiring pattern region (9) and a power bus pattern (12) coexist, and a pattern connection that is through-hole connected to the bus pattern (12) and compensates for the potential of the bus pattern (12). Part (3), (
4) and a substrate (2) on which (5) are formed.
JP15909785A 1985-07-18 1985-07-18 Laminated circuit board Pending JPS6218796A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15909785A JPS6218796A (en) 1985-07-18 1985-07-18 Laminated circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15909785A JPS6218796A (en) 1985-07-18 1985-07-18 Laminated circuit board

Publications (1)

Publication Number Publication Date
JPS6218796A true JPS6218796A (en) 1987-01-27

Family

ID=15686170

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15909785A Pending JPS6218796A (en) 1985-07-18 1985-07-18 Laminated circuit board

Country Status (1)

Country Link
JP (1) JPS6218796A (en)

Similar Documents

Publication Publication Date Title
US6236572B1 (en) Controlled impedance bus and method for a computer system
US6347039B1 (en) Memory module and memory module socket
JPS62229896A (en) Printed wiring board
JP2003272774A (en) Connector for fpc cable
US6803527B2 (en) Circuit board with via through surface mount device contact
EP0204004B1 (en) Wiring structure of a terminal circuit
US20030089522A1 (en) Low impedance / high density connectivity of surface mount components on a printed wiring board
EP0154765B1 (en) Apparatus for directly powering a multi-chip module from a power distribution bus
JPS6218796A (en) Laminated circuit board
US6137061A (en) Reduction of parasitic through hole via capacitance in multilayer printed circuit boards
JPH05152702A (en) Printed wiring board
JPH11251516A (en) Semiconductor module
US20040046243A1 (en) Methods of split cavity wall plating for an integrated circuit package
JPS6168871A (en) Flexible printed circuit board
KR20040058417A (en) Printed circuit board for memory module and mounting soket thereof
JPH0510388Y2 (en)
JPH06204638A (en) Printed board
JP2835505B2 (en) Circuit mounting type panel and power supply separated type circuit connection structure using the same
TW202116123A (en) Circuit wire crossing structure and manufacturing method of the same
JP2857823B2 (en) Electronic component mounting structure on circuit board
JPS62208691A (en) Double-sided mounting hybrid integrated circuit
JPH09199669A (en) Printed wiring board module
JPH0255957B2 (en)
JP2003168852A (en) Mounting method for electronic component
JPS60245195A (en) Multilayer circuit board