JPS62143143A - ブランチトレ−ス制御方式 - Google Patents

ブランチトレ−ス制御方式

Info

Publication number
JPS62143143A
JPS62143143A JP60283711A JP28371185A JPS62143143A JP S62143143 A JPS62143143 A JP S62143143A JP 60283711 A JP60283711 A JP 60283711A JP 28371185 A JP28371185 A JP 28371185A JP S62143143 A JPS62143143 A JP S62143143A
Authority
JP
Japan
Prior art keywords
branch
output
address
lower limit
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60283711A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0439097B2 (enExample
Inventor
Junji Nishioka
西岡　潤治
Masao Sato
正雄 佐藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP60283711A priority Critical patent/JPS62143143A/ja
Publication of JPS62143143A publication Critical patent/JPS62143143A/ja
Publication of JPH0439097B2 publication Critical patent/JPH0439097B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Debugging And Monitoring (AREA)
JP60283711A 1985-12-17 1985-12-17 ブランチトレ−ス制御方式 Granted JPS62143143A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60283711A JPS62143143A (ja) 1985-12-17 1985-12-17 ブランチトレ−ス制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60283711A JPS62143143A (ja) 1985-12-17 1985-12-17 ブランチトレ−ス制御方式

Publications (2)

Publication Number Publication Date
JPS62143143A true JPS62143143A (ja) 1987-06-26
JPH0439097B2 JPH0439097B2 (enExample) 1992-06-26

Family

ID=17669090

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60283711A Granted JPS62143143A (ja) 1985-12-17 1985-12-17 ブランチトレ−ス制御方式

Country Status (1)

Country Link
JP (1) JPS62143143A (enExample)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5323244A (en) * 1976-08-16 1978-03-03 Hitachi Ltd Information processing unit
JPS5694449A (en) * 1979-12-27 1981-07-30 Toshiba Corp Trace system in computer

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5323244A (en) * 1976-08-16 1978-03-03 Hitachi Ltd Information processing unit
JPS5694449A (en) * 1979-12-27 1981-07-30 Toshiba Corp Trace system in computer

Also Published As

Publication number Publication date
JPH0439097B2 (enExample) 1992-06-26

Similar Documents

Publication Publication Date Title
US5038348A (en) Apparatus for debugging a data flow program
JPS5886648A (ja) トレ−ス装置
US4028670A (en) Fetch instruction for operand address calculation
JP3211423B2 (ja) 分岐命令実行方法および分岐命令実行装置
JPS62143143A (ja) ブランチトレ−ス制御方式
JPH0528431B2 (enExample)
JPH02211535A (ja) コンピュータプロセッサ実行装置
JPH0831033B2 (ja) データ処理装置
JPH02181236A (ja) デバッグ装置
JP2534314B2 (ja) 半導体集積回路
KR100246465B1 (ko) 마이크로프로세서 스택 명령어의 수행사이클을 줄이기 위한 장치 및 그 방법
JPS61241833A (ja) 命令コ−ドアクセス制御装置
JPH02127731A (ja) 演算レジスタのバイパスチェック方式
JPH11167500A (ja) エミュレータ装置のイベント回路及びデバッグシステム
KR920008212B1 (ko) MSCM(Mixed Shuffle Connection Method)을 이용한 이차원 FFT(Fast Fourier Transform)프로세서.
JPS59188900A (ja) デ−タ処理装置
JPS61255422A (ja) タイマ制御回路
JPH02188840A (ja) データ処理装置
JPS63188230A (ja) 情報処理装置
JPS58195255A (ja) デ−タ処理装置
JPH04245333A (ja) 情報処理装置
JPS61151745A (ja) 割込処理方式
JPS6282439A (ja) 擬似障害発生方式
JPH01271876A (ja) 比較演算処理装置
JPH0243626A (ja) コンピュータ・プロセッサの実行速度を制御する装置